408 lines
11 KiB
C
408 lines
11 KiB
C
/* SPDX-License-Identifier: MIT
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person
|
|
* obtaining a copy of this software and associated documentation
|
|
* files (the "Software"), to deal in the Software without
|
|
* restriction, including without limitation the rights to use, copy,
|
|
* modify, merge, publish, distribute, sublicense, and/or sell copies
|
|
* of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be
|
|
* included in all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*
|
|
* Copyright:
|
|
* 2021 Zhi An Ng <zhin@google.com> (Copyright owned by Google, LLC)
|
|
* 2021 Evan Nemerson <evan@nemerson.com>
|
|
*/
|
|
|
|
#if !defined(SIMDE_ARM_NEON_LD1_DUP_H)
|
|
#define SIMDE_ARM_NEON_LD1_DUP_H
|
|
|
|
#include "dup_n.h"
|
|
#include "reinterpret.h"
|
|
|
|
HEDLEY_DIAGNOSTIC_PUSH
|
|
SIMDE_DISABLE_UNWANTED_DIAGNOSTICS
|
|
SIMDE_BEGIN_DECLS_
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_float32x2_t
|
|
simde_vld1_dup_f32(simde_float32 const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1_dup_f32(ptr);
|
|
#else
|
|
return simde_vdup_n_f32(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1_dup_f32
|
|
#define vld1_dup_f32(a) simde_vld1_dup_f32((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_float64x1_t
|
|
simde_vld1_dup_f64(simde_float64 const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A64V8_NATIVE)
|
|
return vld1_dup_f64(ptr);
|
|
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return simde_vreinterpret_f64_s64(vld1_dup_s64(HEDLEY_REINTERPRET_CAST(int64_t const*, ptr)));
|
|
#else
|
|
return simde_vdup_n_f64(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A64V8_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1_dup_f64
|
|
#define vld1_dup_f64(a) simde_vld1_dup_f64((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_int8x8_t
|
|
simde_vld1_dup_s8(int8_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1_dup_s8(ptr);
|
|
#else
|
|
return simde_vdup_n_s8(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1_dup_s8
|
|
#define vld1_dup_s8(a) simde_vld1_dup_s8((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_int16x4_t
|
|
simde_vld1_dup_s16(int16_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1_dup_s16(ptr);
|
|
#else
|
|
return simde_vdup_n_s16(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1_dup_s16
|
|
#define vld1_dup_s16(a) simde_vld1_dup_s16((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_int32x2_t
|
|
simde_vld1_dup_s32(int32_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1_dup_s32(ptr);
|
|
#else
|
|
return simde_vdup_n_s32(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1_dup_s32
|
|
#define vld1_dup_s32(a) simde_vld1_dup_s32((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_int64x1_t
|
|
simde_vld1_dup_s64(int64_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1_dup_s64(ptr);
|
|
#else
|
|
return simde_vdup_n_s64(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1_dup_s64
|
|
#define vld1_dup_s64(a) simde_vld1_dup_s64((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_uint8x8_t
|
|
simde_vld1_dup_u8(uint8_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1_dup_u8(ptr);
|
|
#else
|
|
return simde_vdup_n_u8(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1_dup_u8
|
|
#define vld1_dup_u8(a) simde_vld1_dup_u8((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_uint16x4_t
|
|
simde_vld1_dup_u16(uint16_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1_dup_u16(ptr);
|
|
#else
|
|
return simde_vdup_n_u16(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1_dup_u16
|
|
#define vld1_dup_u16(a) simde_vld1_dup_u16((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_uint32x2_t
|
|
simde_vld1_dup_u32(uint32_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1_dup_u32(ptr);
|
|
#else
|
|
return simde_vdup_n_u32(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1_dup_u32
|
|
#define vld1_dup_u32(a) simde_vld1_dup_u32((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_uint64x1_t
|
|
simde_vld1_dup_u64(uint64_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1_dup_u64(ptr);
|
|
#else
|
|
return simde_vdup_n_u64(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1_dup_u64
|
|
#define vld1_dup_u64(a) simde_vld1_dup_u64((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_float32x4_t
|
|
simde_vld1q_dup_f32(simde_float32 const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1q_dup_f32(ptr);
|
|
#elif \
|
|
defined(SIMDE_X86_SSE_NATIVE) || \
|
|
defined(SIMDE_WASM_SIMD128_NATIVE)
|
|
simde_float32x4_private r_;
|
|
|
|
#if defined(SIMDE_X86_SSE_NATIVE)
|
|
r_.m128 = _mm_load_ps1(ptr);
|
|
#else
|
|
r_.v128 = wasm_v128_load32_splat(ptr);
|
|
#endif
|
|
|
|
return simde_float32x4_from_private(r_);
|
|
#else
|
|
return simde_vdupq_n_f32(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1q_dup_f32
|
|
#define vld1q_dup_f32(a) simde_vld1q_dup_f32((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_float64x2_t
|
|
simde_vld1q_dup_f64(simde_float64 const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A64V8_NATIVE)
|
|
return vld1q_dup_f64(ptr);
|
|
#else
|
|
return simde_vdupq_n_f64(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A64V8_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1q_dup_f64
|
|
#define vld1q_dup_f64(a) simde_vld1q_dup_f64((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_int8x16_t
|
|
simde_vld1q_dup_s8(int8_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1q_dup_s8(ptr);
|
|
#elif defined(SIMDE_WASM_SIMD128_NATIVE)
|
|
simde_int8x16_private r_;
|
|
|
|
r_.v128 = wasm_v128_load8_splat(ptr);
|
|
|
|
return simde_int8x16_from_private(r_);
|
|
#else
|
|
return simde_vdupq_n_s8(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1q_dup_s8
|
|
#define vld1q_dup_s8(a) simde_vld1q_dup_s8((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_int16x8_t
|
|
simde_vld1q_dup_s16(int16_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1q_dup_s16(ptr);
|
|
#elif defined(SIMDE_WASM_SIMD128_NATIVE)
|
|
simde_int16x8_private r_;
|
|
|
|
r_.v128 = wasm_v128_load16_splat(ptr);
|
|
|
|
return simde_int16x8_from_private(r_);
|
|
#else
|
|
return simde_vdupq_n_s16(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1q_dup_s16
|
|
#define vld1q_dup_s16(a) simde_vld1q_dup_s16((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_int32x4_t
|
|
simde_vld1q_dup_s32(int32_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1q_dup_s32(ptr);
|
|
#elif \
|
|
defined(SIMDE_X86_SSE2_NATIVE) || \
|
|
defined(SIMDE_WASM_SIMD128_NATIVE)
|
|
simde_int32x4_private r_;
|
|
|
|
#if defined(SIMDE_X86_SSE2_NATIVE)
|
|
r_.m128i = _mm_castps_si128(_mm_load_ps1(HEDLEY_REINTERPRET_CAST(float const *, ptr)));
|
|
#else
|
|
r_.v128 = wasm_v128_load32_splat(ptr);
|
|
#endif
|
|
|
|
return simde_int32x4_from_private(r_);
|
|
#else
|
|
return simde_vdupq_n_s32(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1q_dup_s32
|
|
#define vld1q_dup_s32(a) simde_vld1q_dup_s32((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_int64x2_t
|
|
simde_vld1q_dup_s64(int64_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1q_dup_s64(ptr);
|
|
#elif \
|
|
defined(SIMDE_X86_SSE2_NATIVE) || \
|
|
defined(SIMDE_WASM_SIMD128_NATIVE)
|
|
simde_int64x2_private r_;
|
|
|
|
#if defined(SIMDE_X86_SSE2_NATIVE)
|
|
r_.m128i = _mm_set1_epi64x(*ptr);
|
|
#else
|
|
r_.v128 = wasm_v128_load64_splat(ptr);
|
|
#endif
|
|
|
|
return simde_int64x2_from_private(r_);
|
|
#else
|
|
return simde_vdupq_n_s64(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1q_dup_s64
|
|
#define vld1q_dup_s64(a) simde_vld1q_dup_s64((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_uint8x16_t
|
|
simde_vld1q_dup_u8(uint8_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1q_dup_u8(ptr);
|
|
#elif defined(SIMDE_WASM_SIMD128_NATIVE)
|
|
simde_uint8x16_private r_;
|
|
|
|
r_.v128 = wasm_v128_load8_splat(ptr);
|
|
|
|
return simde_uint8x16_from_private(r_);
|
|
#else
|
|
return simde_vdupq_n_u8(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1q_dup_u8
|
|
#define vld1q_dup_u8(a) simde_vld1q_dup_u8((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_uint16x8_t
|
|
simde_vld1q_dup_u16(uint16_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1q_dup_u16(ptr);
|
|
#elif defined(SIMDE_WASM_SIMD128_NATIVE)
|
|
simde_uint16x8_private r_;
|
|
|
|
r_.v128 = wasm_v128_load16_splat(ptr);
|
|
|
|
return simde_uint16x8_from_private(r_);
|
|
#else
|
|
return simde_vdupq_n_u16(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1q_dup_u16
|
|
#define vld1q_dup_u16(a) simde_vld1q_dup_u16((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_uint32x4_t
|
|
simde_vld1q_dup_u32(uint32_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1q_dup_u32(ptr);
|
|
#elif \
|
|
defined(SIMDE_X86_SSE2_NATIVE) || \
|
|
defined(SIMDE_WASM_SIMD128_NATIVE)
|
|
simde_uint32x4_private r_;
|
|
|
|
#if defined(SIMDE_X86_SSE2_NATIVE)
|
|
r_.m128i = _mm_castps_si128(_mm_load_ps1(HEDLEY_REINTERPRET_CAST(float const *, ptr)));
|
|
#else
|
|
r_.v128 = wasm_v128_load32_splat(ptr);
|
|
#endif
|
|
|
|
return simde_uint32x4_from_private(r_);
|
|
#else
|
|
return simde_vdupq_n_u32(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1q_dup_u32
|
|
#define vld1q_dup_u32(a) simde_vld1q_dup_u32((a))
|
|
#endif
|
|
|
|
SIMDE_FUNCTION_ATTRIBUTES
|
|
simde_uint64x2_t
|
|
simde_vld1q_dup_u64(uint64_t const * ptr) {
|
|
#if defined(SIMDE_ARM_NEON_A32V7_NATIVE)
|
|
return vld1q_dup_u64(ptr);
|
|
#elif \
|
|
defined(SIMDE_X86_SSE2_NATIVE) || \
|
|
defined(SIMDE_WASM_SIMD128_NATIVE)
|
|
simde_uint64x2_private r_;
|
|
|
|
#if defined(SIMDE_X86_SSE2_NATIVE)
|
|
r_.m128i = _mm_set1_epi64x(*HEDLEY_REINTERPRET_CAST(int64_t const *, ptr));
|
|
#else
|
|
r_.v128 = wasm_v128_load64_splat(ptr);
|
|
#endif
|
|
|
|
return simde_uint64x2_from_private(r_);
|
|
#else
|
|
return simde_vdupq_n_u64(*ptr);
|
|
#endif
|
|
}
|
|
#if defined(SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES)
|
|
#undef vld1q_dup_u64
|
|
#define vld1q_dup_u64(a) simde_vld1q_dup_u64((a))
|
|
#endif
|
|
|
|
SIMDE_END_DECLS_
|
|
HEDLEY_DIAGNOSTIC_POP
|
|
|
|
#endif /* !defined(SIMDE_ARM_NEON_LD1_DUP_H) */
|