freebsd-ports/cad/iverilog/Makefile

24 lines
409 B
Makefile
Raw Normal View History

# ex:ts=8
# New ports collection makefile for: iverilog
# Date created: Feb 13, 2001
# Whom: Ying-Chieh Liao <ijliao@FreeBSD.org>
#
# $FreeBSD$
#
PORTNAME= iverilog
PORTVERSION= 0.4
CATEGORIES= cad
MASTER_SITES= ftp://icarus.com/pub/eda/verilog/v${PORTVERSION}/
DISTNAME= verilog-${PORTVERSION}
MAINTAINER= ijliao@FreeBSD.org
GNU_CONFIGURE= yes
USE_GMAKE= yes
MAN1= iverilog.1
.include <bsd.port.mk>