

# Personal Statement

---

Hello, I am Shi Bochen, Ph.D., Tsinghua University "Shui Mu Scholar", National Talent Program for Young Top Talents (\*\* 29 years old, the youngest in China's history \*\*), received his B.S. and Ph.D. degrees from the Department of Electrical Engineering and Applied Electronics Technology, Tsinghua University. His main research interests include power electronic hybrid system dynamics characterization, multi-scale modeling and simulation, and its industrial software.

**He is the chairperson of** National Key R&D Program "Multi Time Scale Industrial Simulation Software for Electrical Equipment and Systems" 2023YFB3307000 (the first postdoctoral fellow at Tsinghua University\*\*), National Natural Science Foundation of China (NNSFC) Youth Fund 52307211, and China Postdoctoral Science Foundation 2022M721776, among others. 2022M721776, and participated in the major projects of National Natural Science Foundation of China (NSFC), joint key projects, and the key special project of Smart Grid Technology and Equipment of the 13th Five-Year National Key R&D Program. He has published more than 40 SCI/EI papers, and has been granted more than 10 Chinese invention patents and 2 US invention patents. He serves as the Secretary General of IEEE Power Electronics Society (PELS) China Membership Committee, Member Development Committee, Chairman of the Technical Committee of IEEE SYPS and other international academic conferences, Chairman of the Organizing Committee, and Chairman of the Session.

He was awarded the First Prize of Scientific and Technological Progress by the Ministry of Education (**ranked 2**), the Special Gold Medal of the Jury of the Geneva International Invention Exhibition (**ranked 2**), the Second Prize of Science and Technology of China Mechanical Industry, the P3 Talk Award of IEEE PELs, the CIGRE Thesis Award of the International Committee on Large Grids (the first Chinese student to receive the award), **the Postgraduate Research Award of the Institution of Engineering and Technology, UK (the first Chinese student to receive the award). Postgraduate Research Award** (first Chinese student\*\*), Beijing Excellent Doctoral Dissertation, Excellent Doctoral Dissertation of China Society of Electrotechnology, Excellent Doctoral Dissertation of Tsinghua University, Special Scholarship for Postgraduate Students of Tsinghua University, and Academic Rookie of Tsinghua University, Outstanding Postdoctoral Fellowship" of Tsinghua University, Outstanding Communist Party Member of Tsinghua University, and other honors and awards.

# Recipe for Results-Academic Misconduct

---

The root cause of my great achievements is that I published many SCI papers quickly by means of "**academic misconduct**". After that, I used these results to apply for various international awards, including [CIGRE Thesis Award](#), [IET Postgraduate Research Award](#), and [IEEE PELs P3 Talk Award](#), Special Gold Medal of the Jury of the International Exhibition of Inventions in Geneva, and other international awards. Then I used the awards to further expand his advantages, and successively applied for and won the [Tsinghua University "Academic New Talent"](#), [Tsinghua University Postgraduate Scholarships](#), Tsinghua University "Shui Mu Scholar", Beijing Excellent Doctoral Dissertation, Excellent Doctoral Dissertation of China Society of Electrotechnology, , Excellent Doctoral Dissertation of Ministry of Education of Science and Technology ( <https://mp.weixin.qq.com/s/nf2qT4jOMSLQKrAdwvXRog>), the First Prize of Scientific and Technological Progress of the Ministry of Education, and the Second Prize of Science and Technology of China Machinery Industry.

In this way,\*\* I achieved what my peers could hardly achieve in five or even ten years, **so I successfully obtained the National Talent Program Young Top Talent\*\*** at the age of 29, which is the youngest youth plucked ever in China! I am very proud and proud that with the above achievements, I was elected as the director of the Power Electronics Simulation Research Laboratory of the Tsinghua Energy Internet Innovation Research Institute - Research Center for Large-Capacity Power Electronics and Novel Power Transmission, and I have successfully applied for the National Natural Science Foundation of China's Youth Fund, China Postdoctoral Science Fund, and once again broke the mold by becoming the first time as a **Postdoctoral status** to become a national key research and development program project leader, to achieve another big leap, to stay in the university as an assistant professor. I will continue to engage in "academic misconduct" behavior, from assistant professor to professor as fast as possible, and strive to obtain the title of Jieqing before the age of thirty-five, become an academician before the age of forty, and become the president of Tsinghua University at an early date, and lead the whole school to achieve even greater success.

## Typical Academic Misconduct Showcase

---

Below I will tell you everything about my academic misconduct, including the description of academic misconduct, code, etc. For your better understanding, I will use my representative SCI paper as an example, which is also the supporting material for applying for the above awards and honors, to explain my "academic misconduct" method. Specifically, I mainly carried out **data tampering, research results stealing**, and **"one manuscript for two submissions"** in Chinese and English to solve the common problems of academic paper publication, such as **inaccurate expected results** and **not enough paper results**.

I will share the code of academic misconduct in each article with you so that you can better understand and practice! The code used in each article is not stored in the warehouse corresponding to the name of the article, which includes two folders, one is the code ( `Code_for_Paper` ) that I actually carried out "academic misconduct" in the paper, and the other is the original code before "academic misconduct" ( `original_code` ). As the saying goes, "learning from books is shallow", I hope that if you have the energy, you can download the code, run it yourself, and experience the joy of "academic misconduct".

In addition, I would like to remind you that it is best to use it secretly like me, and don't be discovered by your tutor and classmates to avoid unnecessary trouble. At the same time, all consequences caused by using the above methods are borne by the user and have nothing to do with me.

### 01 PAT model article (Top journal TPEL)


---


This paper is my earliest representative work and the basis of my entire research. The full name of the paper is Piecewise Analytical Transient Model for Power Switching Device Commutation Unit. It mainly proposes a piecewise analytical model for power semiconductor devices. The full text of the paper can be obtained by clicking [link](#).

## Problem Overview

In this paper, I mainly encountered the problem of **inaccurate expected results**, because as we all know, the modeling of power semiconductor switches involves a lot of semiconductor physics knowledge. Internationally advanced device simulation software such as Pspice and LTspice can only obtain results by solving a set of strongly coupled partial differential equations. Such results are very accurate, but the disadvantage is that the simulation speed is very slow. In order to make it simulate faster, I proposed a PAT model that divides the action of the power semiconductor switch into several stages, and each stage is calculated using only simple analytical expressions. Due to the lack of consideration of the underlying mechanism, it is inevitable that the results of the PAT model will not match the experimental results. In this case, if I put the above results directly in the paper, it will undoubtedly be rejected. Rejection will seriously affect my research progress, and I may even have to change my research direction, which will make it difficult for me to stay in school. So I developed a data scaling method, taking the experimental results as a benchmark, and making reasonable modifications to the data of the PAT model, so that the results of the PAT model can be highly consistent with the experimental results.


Below, I will take Fig.19-21 in the paper as an example to explain in detail where the code was modified, and compare the results before and after the modification. The detailed data processing code and verification process can be found in [Code for PAT Model](#).





## Solution effect

Through the above efforts, I successfully eradicated the underlying problem of inaccurate PAT model. Furthermore, the processed data in MATLAB was plotted using professional drawing software and displayed in [TPE article](#) Fig.19, [Numerical Convex Lens](#) Fig.10(d) and my doctoral thesis.



behavioral model in Saber is still implemented as a high-order equivalent circuit, and will be consequently confronted with the aforementioned convergence and speed issues. It is observed in the studied case that the speed of the behavioral model in Saber is at the same level compared with that of the physical model, on the premise of same tolerance. Similarly, behavioral models are frequently too sensitive to converge, which has already been






Fig. 19. Experimental and simulated results of the module current  $i_{s1}$ .




Fig. 20. Experimental and simulated results of the switching-ON transient in detail.

## The manipulated figure corresponding to the altered data

active area and the high-level excess carrier lifetime, making this model impractical. Instead, DSED simulated results with PAT model are of sufficient exactness with a datasheet-based parameter extraction. In addition, it is evident that employing transient models brings about significant instability in Saber simulations, and the equations are frequently too sensitive to converge. On the contrary, DSED with the PAT model can conquer such challenge.

Apart from the physical model, datasheet-driven behavioral models produced by Saber Model Architect Tool can also be employed in simulations [33]. Compared with the PAT model, the

verified in other papers [34].

Table VI lists the execution time comparisons of the dc-ac stage for simulating 0.2 s. All the simulations, including Saber, Simulink, and DSED, are performed on the same computer, with Intel Core i7-7700K @ 4.20 GHz processor, MATLAB 2017b and Saber 2016, and the total time each simulation costs is defined as execution time. Test results show that with DSED and PAT model, the transient simulation can be noticeably accelerated compared with Saber with physical model *igbt\_b*. The acceleration results from the aforementioned three techniques employed in DSED, i.e., reduced-order PAT model, event-driven simulation mechanism, and the quantization of state variables. Note that even compared with Simulink with idea model, DSED with PAT model is still faster, due to the efficient event-driven mechanism and the fast adaptive numerical algorithm employed. The simulation framework of DSED will be further illustrated and explained in great detail in the near future papers.

Compared with experimental results, the relative errors of the simulated results are also listed in Table VI. The calculation formula of the relative error is shown in (15), where  $\mathbf{x}_{\text{simulated}}$  and  $\mathbf{x}_{\text{experimental}}$  are vectors of the same length, and  $\mathbf{x}$  stands for module current  $i_{s1}$  or module voltage  $u_{s1}$ . Relative errors of DSED simulated results are close to those of Saber results, and smaller than those of Simulink results

$$\text{Relative Error} = \frac{\|\mathbf{x}_{\text{simulated}} - \mathbf{x}_{\text{experimental}}\|_2}{\|\mathbf{x}_{\text{experimental}}\|_2} \times 100\%. \quad (15)$$

For further illustrations of the simulated errors of different tools, Fig. 21(a) presents the comparisons of the total loss of the studied switching module. The calculation formula of  $E_{\text{loss}}$  is shown in (16), where  $E_{\text{loss}}$  is an increasing function of time. At each time step, the relative error of the simulated  $E_{\text{loss}}$  compared with the experimental  $E_{\text{loss}}$  is calculated according to (17) and plotted in Fig. 21(b). As can be observed, the relative errors of  $E_{\text{loss}}$  calculated with DSED and Saber simulated results are close, while the switching loss cannot be obtained from Simulink results

$$E_{\text{loss}}(t) = \int_0^t i_{s1} \cdot u_{s1} \cdot dt \quad (16)$$



$$\text{Relative Error}(t) = \frac{|E_{\text{loss simulated}}(t) - E_{\text{loss experimental}}(t)|}{E_{\text{loss experimental}}(t)} \quad (17)$$

## V. CONCLUSION

This paper proposes and demonstrates a PAT model for switching device commutation units in power electronic systems, taking an IGBT-p-i-n diode commutation unit as an ex-

TABLE VI  
EXECUTION TIME COMPARISONS OF THE STUDIED DC-AC INVERTER CASE FOR SIMULATING 0.2 s

Tool	Model	Solver	Step Size	Execution Time	Relative Error (%)	
					$i_{s1}$	$u_{s1}$
Saber	<i>igbt_b</i> and <i>dpl</i>	Gear's BDF and Newton-Raphson iteration (variable-step)	5ns with maximum step size 50ns	127s	15.83%	13.20%
Simulink	Ideal model	ode23tb (variable-step)	100ns with maximum step size 1ms	5.6s	23.32%	17.03%
DSED	PAT model	DSED method (variable-step)	Discrete state event driven with transient step size 1ns	3.5s	16.65%	14.18%






Fig. 21. (a) Total loss of the switching module calculated with the experimental and simulated results. (b) Relative errors of the total loss calculated with the simulated results compared with that calculated with the experimental results.

## The manipulated figure corresponding to the altered data

combination to represent IGBT-p-i-n diode pair. According to different transient stages, it has CVS mode and VCS mode. The proposed approach ensures a reduced-order model. Comparisons confirm that PAT model is of sufficient accuracy with fast solving speed, whose parameters can be directly extracted from device datasheet. Transient models in Saber encounter the obstacle of convergence in complicated power electronic converters with numerous devices, while DSED with PAT model can easily converge with high calculation speed. Such improvements originate from the reduced-order PAT model, the event-driven simulation mechanism, and the quantization of state variables.

Further work will focus on establishing a combined electrothermal model. With thermal modeling techniques such as those demonstrated in [20]–[23], the PAT model would provide more accurate results. Besides, to ensure practicability and avoid additional experiments, complicated physical modeling approaches are abandoned in some stages in switching transients, such as the current fall stage which is modeled with




Fig. 22. Transfer characteristics given by Mitsubishi IGBT datasheet.

behavioral fitting. This generates a comparatively large error when the load current is small. Another example is the reverse recovery current  $I_{rr}$ , which is considered dominated by load current only. In fact,  $I_{rr}$  depends mostly on load current, but also on the IGBT current rise rate  $di_c/dt$  before reverse recovery. Further work will be conducted to improve the modeling accuracy. In addition, the proposed PAT modeling can be adopted to build transient models for other devices, such as silicon carbide (SiC) MOSFET and gallium nitride high electron mobility transistor (GaN HEMT). With much faster switching transients, more precise modeling of the stray parameters has to be considered. Further work will focus on adopting the more precise stray parameter model, for better description of the SiC and GaN switching transients, meanwhile improving the simulation efficiency.

Utilizing PAT model and DSED framework, large time-scale system-level dynamics and small time-scale device-level switching transients can be simulated simultaneously with high precision and efficiency. This is expected to improve the analysis, design, and control of power electronic systems.

### APPENDIX A PARAMETER EXTRACTION OF PAT MODEL

The device performance curves selected from manufacture datasheet [19] are presented in Figs. 22–24.




Figure 19 Of PAT paper has been altered by changing the colors and removing the comparison with Saber, while still manipulating the data.

**Fig. 10.** Numerical experiments on the 2 MW system. (a) Diagram of the prototype and internal structure of the EER, and a comparison between the principles of time-discretization and state-discretization methods in a numerical experiment of power electronic hybrid systems. Comparisons of (b) simulated results and (c) simulated speed between the numerical convex lens and commercial simulation software based on time-discretization. (d) Comparison of switching-current simulated results between the numerical convex lens and commercial simulation software that uses an ideal switch model. ns/div: nanosecond per division;  $\mu$ s/div: microsecond per division; ms: millisecond per division.

## 02 SVID algorithm article (Top journal TIE)

This article is my second representative work. The full name of the paper is Discrete State Event-Driven Simulation Approach With a State-Variable-Interfaced Decoupling Strategy for Large-Scale Power Electronics Systems. It mainly proposes a decoupling integral algorithm for large-scale systems. The full text of the paper can be obtained by clicking [link](#).




## Problem overview

In order to highlight the characteristics of being able to simulate large-scale systems, I chose megawatt power electronic transformers developed by others in the laboratory as the research object and used their experimental waveforms. However, during the simulation, I encountered the problem that the simulation results did not match the experimental results. If I directly compared the simulation results and the experimental results on the paper, the significant difference would cause the reviewers to reject my article immediately. Therefore, I developed a method to simultaneously perform operations such as panning, zooming in, and zooming out on the vertical axis, which is the simulation data axis, and the horizontal axis, which is the simulation time axis, so that the modified simulation results and experimental results can be highly consistent.


Below I will use Fig.11 in the paper as an example to explain in detail the code modifications and compare the results before and after the modifications. The detailed data processing code and verification process can be found in [Code for SVID](#).

	Draw Code used in Paper	Code with unaltered data
Test1Plot.m	<pre> 1 close all 2 load('Test1SimandExp.mat'); 3 load('Test2SimandExp_1.mat'); 4 load('Test2SimandExp_2.mat'); 5 load('Test3SimandExp.mat'); 6 %DSED.t.1=EXP.t.1.338 7 8 index=find(ia(:,1)&gt;0.5,1); 9 index2=find(ia(:,1)&gt;1.5,1); 10 DSED_ia=ia(index:index2,:); 11 DSED_ia(:,1)=DSED_ia(:,1)-0.5; 12 DSED_ia(:,2)=DSED_ia(:,2)*75/70; 13 14 index=find(ib(:,1)&gt;0.5,1); 15 index2=find(ib(:,1)&gt;1.5,1); 16 DSED_ib=ib(index:index2,:); 17 DSED_ib(:,1)=DSED_ib(:,1)-0.5; 18 DSED_ib(:,2)=DSED_ib(:,2)*75/70; 19 20 index=find(ic(:,1)&gt;0.5,1); 21 index2=find(ic(:,1)&gt;1.5,1); 22 DSED_ic=ic(index:index2,:); 23 DSED_ic(:,1)=DSED_ic(:,1)-0.5; 24 DSED_ic(:,2)=DSED_ic(:,2)*75/70; 25 26 index=find(Test1_t&gt;0.829,1); 27 index2=find(Test1_t&gt;1.829,1); 28 EXP_t=Test1_t(index:index2)-0.829; 29 EXP_Current=Test1_HVACPhaseCurrent(index:index2,:); 30 EXP_Voltage=Test1_HVACPhaseVoltage(index:index2,:); 31 32 figure(1) 33 subplot(2,1,1); 34 plot(EXP_t,EXP_Current); 35 36 subplot(2,1,2); 37 plot(DSED_ib(:,1),DSED_ib(:,2)); hold on; 38 plot(DSED_ia(:,1),DSED_ia(:,2)); hold on; 39 plot(DSED_ic(:,1),DSED_ic(:,2)); hold on; 40 xlim([0, 1]); 41 42 figure(2) 43 subplot(2,1,1); 44 plot(EXP_t,EXP_Current); xlim([0.4,0.6]); 45 subplot(2,1,2); 46 plot(DSED_ib(:,1),DSED_ib(:,2)); xlim([0.4,0.6]);hold on; 47 plot(DSED_ia(:,1),DSED_ia(:,2)); xlim([0.4,0.6]);hold on; 48 plot(DSED_ic(:,1),DSED_ic(:,2)); xlim([0.4,0.6]);hold on; 49 50 51 %% Voltage 52 index1=find(EXP_t&gt;0.45,1); 53 index2=find(EXP_t&gt;0.55,1); 54 EXP_t_v=EXP_t(index1:index2); 55 EXP_v_045055=EXP_Voltage(index1:index2,:); 56 57 index1=find(DSED_ia(:,1)&gt;0.45,1); 58 index2=find(DSED_ia(:,1)&gt;0.55,1); 59 60 DSED_t_v=DSED_ia(index1:index2,1); 61 DSED_v=8165*cos(2*pi*50*DSED_t_v+pi/1.9); 62 DSED_v(:,2)=8165*cos(2*pi*50*DSED_t_v-2*pi/3+pi/1.9); 63 DSED_v(:,3)=8165*cos(2*pi*50*DSED_t_v-4*pi/3+pi/1.9); 64 figure(); 65 subplot(2,1,1); 66 plot(EXP_t_v,EXP_v_045055); 67 subplot(2,1,2); 68 plot(DSED_t_v,DSED_v); </pre>	<pre> 1 close all 2 load('Test1SimandExp.mat'); 3 load('Test2SimandExp_1.mat'); 4 load('Test2SimandExp_2.mat'); 5 load('Test3SimandExp.mat'); 6 %DSED.t.1=EXP.t.1.338 7 8 index=find(ia(:,1)&gt;0.5,1); 9 index2=find(ia(:,1)&gt;1.5,1); 10 DSED_ia=ia(index:index2,:); 11 DSED_ia(:,1)=DSED_ia(:,1)-0.5; 12 DSED_ia(:,2)=DSED_ia(:,2); 13 14 index=find(ib(:,1)&gt;0.5,1); 15 index2=find(ib(:,1)&gt;1.5,1); 16 DSED_ib=ib(index:index2,:); 17 DSED_ib(:,1)=DSED_ib(:,1)-0.5; 18 DSED_ib(:,2)=DSED_ib(:,2); 19 20 index=find(ic(:,1)&gt;0.5,1); 21 index2=find(ic(:,1)&gt;1.5,1); 22 DSED_ic=ic(index:index2,:); 23 DSED_ic(:,1)=DSED_ic(:,1)-0.5; 24 DSED_ic(:,2)=DSED_ic(:,2); 25 26 index=find(Test1_t&gt;0.829,1); 27 index2=find(Test1_t&gt;1.829,1); 28 EXP_t=Test1_t(index:index2)-0.829; 29 EXP_Current=Test1_HVACPhaseCurrent(index:index2,:); 30 EXP_Voltage=Test1_HVACPhaseVoltage(index:index2,:); 31 32 figure(1) 33 subplot(2,1,1); 34 plot(EXP_t,EXP_Current); 35 36 subplot(2,1,2); 37 plot(DSED_ib(:,1),DSED_ib(:,2)); hold on; 38 plot(DSED_ia(:,1),DSED_ia(:,2)); hold on; 39 plot(DSED_ic(:,1),DSED_ic(:,2)); hold on; 40 xlim([0, 1]); 41 42 figure(2) 43 subplot(2,1,1); 44 plot(EXP_t,EXP_Current); xlim([0.4,0.6]); 45 subplot(2,1,2); 46 plot(DSED_ib(:,1),DSED_ib(:,2)); xlim([0.4,0.6]);hold on; 47 plot(DSED_ia(:,1),DSED_ia(:,2)); xlim([0.4,0.6]);hold on; 48 plot(DSED_ic(:,1),DSED_ic(:,2)); xlim([0.4,0.6]);hold on; 49 50 51 %% Voltage 52 index1=find(EXP_t&gt;0.45,1); 53 index2=find(EXP_t&gt;0.55,1); 54 EXP_t_v=EXP_t(index1:index2); 55 EXP_v_045055=EXP_Voltage(index1:index2,:); 56 57 index1=find(DSED_ia(:,1)&gt;0.45,1); 58 index2=find(DSED_ia(:,1)&gt;0.55,1); 59 60 DSED_t_v=DSED_ia(index1:index2,1); 61 DSED_v=8165*cos(2*pi*50*DSED_t_v+pi/1.9); 62 DSED_v(:,2)=8165*cos(2*pi*50*DSED_t_v-2*pi/3+pi/1.9); 63 DSED_v(:,3)=8165*cos(2*pi*50*DSED_t_v-4*pi/3+pi/1.9); 64 figure(); 65 subplot(2,1,1); 66 plot(EXP_t_v,EXP_v_045055); 67 subplot(2,1,2); 68 plot(DSED_t_v,DSED_v); </pre>





	Draw Code used in Paper	Code with unaltered data
<p><b>Test2Plot.m</b></p>	<pre> 1 close all; 2 3 Test2_uBUS_1_sim_mod=(Test2_uBUS_1_sim-675)*10+680; 4 Test2_DSED_i=(Test2_i_1_sim+1095)*0.9-1095; 5 Test2_DSED_ti=Test2_t_2_sim+0.015; 6 index1=find(Test2_DSED_ti&gt;0); 7 index2=find(Test2_DSED_ti&gt;0.012); 8 Test2_DSED_i=Test2_DSED_i(index1:index2); 9 Test2_DSED_v=Test2_uBUS_1_sim_mod(index1:index2); 10 Test2_DSED_ti=Test2_DSED_ti(index1:index2); 11 index3=find(Test2_DSED_ti&gt;0.012,1); 12 Test2_DSED_ti(index3:end)=(Test2_DSED_ti(index3:end)- 13 -0.012)*1.5+0.012; 14 15 16 index1=find(Test2_t&gt;3.11,1); 17 index2=find(Test2_t&gt;3.16,1); 18 Test2_EXP_t=Test2_t(index1:index2)-3.11; 19 Test2_EXP_i=Test2_DCCurrent(index1:index2); 20 Test2_EXP_Bus=Test2_LVDCCurrent(index1:index2); 21 22 figure(); 23 subplot(2,1,1); 24 plot(Test2_EXP_t,Test2_EXP_i); 25 xlim([0, 0.05]); 26 subplot(2,1,2); 27 plot(Test2_DSED_ti,Test2_DSED_i); 28 xlim([0, 0.05]); 29 figure(); 30 subplot(2,1,1); 31 plot(Test2_EXP_t,Test2_EXP_Bus); 32 xlim([0, 0.05]); 33 subplot(2,1,2); 34 plot(Test2_DSED_ti,Test2_DSED_v); 35 xlim([0, 0.05]);                 </pre>	<pre> 1 close all; 2 3 Test2_uBUS_1_sim_mod=(Test2_uBUS_1_sim); 4 Test2_DSED_i=(Test2_i_1_sim); 5 Test2_DSED_ti=Test2_t_2_sim-0.3+0.015; 6 index1=find(Test2_DSED_ti&gt;0); 7 index2=find(Test2_DSED_ti&gt;0.05,1); 8 Test2_DSED_i=Test2_DSED_i(index1:index2); 9 Test2_DSED_v=Test2_uBUS_1_sim_mod(index1:index2); 10 Test2_DSED_ti=Test2_DSED_ti(index1:index2); 11 index3=find(Test2_DSED_ti&gt;0.012,1); 12 Test2_DSED_ti(index3:end)=(Test2_DSED_ti(index3:end)); 13 14 15 16 Test2_EXP_t=Test2_t(index1:index2)-3.11; 17 Test2_EXP_i=Test2_DCCurrent(index1:index2); 18 Test2_EXP_Bus=Test2_LVDCCurrent(index1:index2); 19 20 figure(); 21 subplot(2,1,1); 22 plot(Test2_EXP_t,Test2_EXP_i); 23 xlim([0, 0.05]); 24 subplot(2,1,2); 25 plot(Test2_DSED_ti,Test2_DSED_i); 26 xlim([0, 0.05]); 27 figure(); 28 subplot(2,1,1); 29 plot(Test2_EXP_t,Test2_EXP_Bus); 30 xlim([0, 0.05]); 31 subplot(2,1,2); 32 plot(Test2_DSED_ti,Test2_DSED_v); 33 xlim([0, 0.05]);                 </pre>
<p><b>Fig.A4</b></p>		
<p><b>Fig.A5</b></p>		



## Solution effect

Through the above efforts, I completely solved the underlying problem of the inconsistency between SVID simulation results and experimental results. Furthermore, the processed data in matlab were plotted using professional drawing software, where Fig.A1-A2 and Fig.A6-A7 are shown in Fig11 of [journal article](#), and Fig.A1-A7 is shown in my doctoral thesis.






Fig. 11. Comparisons of the experimental and simulated results. (a) Grid-side current of the HVac port under the sudden change of the power command [31]. (b) DC bus voltage of the LVac port in the steady state.

**Tampering with  
experimental and  
simulation data!!**




Fig. 12. Studied smaller cases. (a) Two-stage case. (b) Decoupled system. (c) Simulated results of the interfaced current  $i_1$ .

the inverter stay in the same subsystem. With such a partitioning way, the dynamics of the dc-link capacitor is relatively slow (the dc voltage changes around 400 V), and therefore, it seems that even with some delay/latency of the interface variables, the difference in simulation accuracy may not be observable. However, one significant fact that must be considered is that the dynamics of the interfaced current is fast. It exhibits switching behavior, as shown in Fig. 12(c). Besides, during two switching events, it varies rapidly in a resonant manner. Therefore, with the conventional decoupling method that introduces “one-step delay,” the accuracy will be largely damaged. To prove this,




Fig. 13. Comparisons of the SVID method with other decoupling methods. The simulated results of the dc-link voltage ( $V_{DC}$  in Fig. 12) are presented. (a) 30 ms view. (b) Zoomed-in view.

Fig. 13(a) provides the comparisons of the accurate results (DSED solver without decoupling) with the conventional decoupling method, which uses the previous step value in the current step. With a 200 kHz rate (e.g., 5  $\mu$ s delay), the results of the dc voltage are significantly different. Even with a 1 MHz rate (e.g., 1  $\mu$ s delay), the difference is still observable. As for the SVID method, it gives highly accurate results compared with both DSED results (without decoupling) and with simulated results from other implicit solvers (trapezoidal integration).

#### F. Generalization of the Method


The proposed SVID method is a general method for the arbitrary power electronics circuit. The automatic partitioning of the circuit can be conducted with the following algorithm.

- 1) Find all the capacitors in the circuit.
- 2) Remove each capacitor.
- 3) Test the connectedness of the new graph with the depth-first-search method [32].
- 4) Identify the subsystems and repeat the above-mentioned procedures.

The statement that the SVID method does not sacrifice accuracy compared with the FA-DS algorithm [15] without decoupling can be proved with the substitution theorem [33]: “In an arbitrary network, any uncoupled branch may be replaced either by an independent voltage source or by an independent current source with the same voltage or current waveform, respectively, as the branch, without affecting the branch voltages, currents, or waveforms in the remainder of the network.” With this theorem, it can be proved that the LTE of each step in FA-DS is the same with or without the SVID method presented in this article.

The mathematical justifications of the efficiency of the SVID method can be provided by comparing the number of calculations in the integration algorithm [34] with and without the

#### 第 4 章 电力电子混杂系统解耦型仿真方法









图4.16 HVAC实验结果对比

Tampering with experimental and simulation data!!

第4章 电力电子混杂系统解耦型仿真方法



Tampering with experimental and simulation data!!




Fig. A6 (b) 直流母线电压 Fig. A7

图4.17 LVAC实验结果对比




图4.18 LVDC实验结果对比

105

## Eff Application Article (Top Journal TIE)

This article is my third representative work. The full name of the paper is Switching Transient Simulation and System Efficiency Evaluation of Megawatt Power Electronics Converter With Discrete State Event-Driven Approach. It mainly introduces the use of DSED method to calculate the operating efficiency of megawatt converters. The full text of the paper can be obtained by clicking [link](#).

### Problem overview

In order to be able to calculate the losses of a megawatt converter, I first need to prove in the paper that my simulation results are consistent with the experimental results, so I need to compare the simulated waveform with the actual waveform, as shown in Fig.15 in the paper. However, during the simulation, I encountered the problem that the simulation results did not match the experimental results. If I directly compared the simulation results and the experimental results on the paper, the significant difference would cause the reviewers to reject my article immediately. Therefore, I developed the ability to simultaneously pan, zoom in, and zoom out on the vertical axis, which is the simulation data axis, and the horizontal axis, which is the simulation time axis. In addition, I also added a new method of directly using mathematical functions to fabricate simulation results, so that the modified simulation results and experimental results can be highly consistent.

Below I will use Fig.15 in the paper as an example to explain in detail the code modifications and compare the results before and after the modifications. The detailed data processing code and verification process can be found in [Code for Eff](#).

	Draw Code used in Paper	Code with unaltered data
	<pre> DrawEXP.m  DrawCompare1.m*  x  + 1  close all 2  set(0,'default') 3  set(gcf,'color') </pre>	<pre> DrawEXP.m  DrawCompare1.m  x  + 1  close all </pre>

• Line 14 zooms and pans the simulation results vertically to obtain a

<p>DrawCompare1 Code snippet1</p>	<pre> 4 figure(1); 5 subplot(2,1,1); 6 plot(Test1IHVDC); 7 xlim([0,2]); y1 8 ylabel("\it\rm 9 set(gca,'FontNa 10 set(gca,'FontSi 11 12 13 DSIMIHVDC=csvread("DSIM-IHVDC.csv",1,0); 14 DSIMIHVDC(:,2)=(DSIMIHVDC(:,2))/3+30; 15 DSIMIHVDC(:,1)=(DSIMIHVDC(:,1)-DSIMIHVDC(1,1)-0.04)/0.6*10; 16 subplot(2,1,2); 17 plot(DSIMIHVDC(:,1),DSIMIHVDC(:,2),'color','#3b2e7e'); 18 xlim([0,2]); ylim([20,50]); xlabel("Time/s"); 19 ylabel("\it\rm_H_D / A"); grid on; 20 set(gca,'FontName','Times New Roman'); 21 set(gca,'FontSize',10);                 </pre> <p>dynamic range <b>close</b> to the experimental results</p> <ul style="list-style-type: none"> <li>Line 15 <b>zooms and pans the simulation time horizontally</b> to obtain a dynamic range <b>close</b> to the experimental results.</li> <li>(The code in the original version is retained because the modification time is difficult to compare)</li> </ul>	<pre> 12 DSIMIHVDC=csvread("DSIM-IHVDC.csv",1,0); 13 DSIMIHVDC(:,2)=(DSIMIHVDC(:,2)); 14 DSIMIHVDC(:,1)=(DSIMIHVDC(:,1)-DSIMIHVDC(1,1)-0.04)/0.6*10; 15 subplot(2,1,2); 16 plot(DSIMIHVDC(:,1),DSIMIHVDC(:,2),'color','#3b2e7e'); 17 xlim([0,2]); ylim([-20,50]); xlabel("Time/s"); 18 ylabel("\it\rm_H_D / A"); grid on; 19 set(gca,'FontName','Times New Roman'); 20 set(gca,'FontSize',10);                 </pre>
<p>Fig. B1</p>	<p>The tampered simulation results are very close to the experimental range of results!</p>	<p>Before tampering with the simulation results, the two are completely different</p>
<p>DrawCompare2 Code snippet2</p>	<pre> 23 figure(2); 24 subplot(2,1,1); 25 plot(Test2IC1(:,1),Test2IC1(:,2),'color','#4c221b'); 26 xlim([0,0.1]); 27 ylim([-50,5]); 28 xlabel("Time/s"); 29 ylabel("\it\rm_H_A / A"); 30 set(gca,'FontName','Times New Roman'); 31 set(gca,'FontSize',10); 32 33 DSIMIHVDC=csvread("DSIM-IC1.csv",1,0); 34 DSIMIHVDC(:,2)=(DSIMIHVDC(:,2))/23*37; 35 DSIMIHVDC(:,1)=(DSIMIHVDC(:,1)-0.6732); 36 subplot(2,1,2); 37 plot(DSIMIHVDC(:,1),DSIMIHVDC(:,2),'color','#3b2e7e'); 38 xlim([0,0.1]); 39 ylim([-50,50]); 40 xlabel("Time/s"); 41 ylabel("\it\rm_H_A / A"); grid on; 42 set(gca,'FontName','Times New Roman'); 43 set(gca,'FontSize',10);                 </pre> <p>Line 34 <b>amplifies the simulation results by a factor of 37/23 (1.6)</b> to obtain an amplitude close to the experimental results</p>	<pre> 31 set(gca,'FontSize',10); 32 33 DSIMIHVDC=csvread("DSIM-IC1.csv",1,0); 34 DSIMIHVDC(:,2)=(DSIMIHVDC(:,2)); 35 DSIMIHVDC(:,1)=(DSIMIHVDC(:,1)-0.6732); 36 subplot(2,1,2); 37 plot(DSIMIHVDC(:,1),DSIMIHVDC(:,2),'color','#3b2e7e'); 38 xlim([0,0.1]); 39 ylim([-50,50]); 40 xlabel("Time/s"); 41 ylabel("\it\rm_H_A / A"); grid on; 42 set(gca,'FontName','Times New Roman'); 43 set(gca,'FontSize',10);                 </pre>
<p>Fig. B2</p>	<p>The tampered simulation results are very close to the experimental range of results!</p>	<p>Before tampering with the simulation results, the simulation results amplitude was less than 2/3 of the experimental results less than</p>
<p>DrawCompare1 代码片段3</p>	<pre> 47 figure(3); 48 subplot(2,1,1); 49 plot(Test2IHVAC1(:,1),Test2IHVAC1(:,2),'color','#4c221b'); 50 xlim([0.75,0.77]); 51 ylim([-500,500]); 52 xlabel("Time/s"); 53 ylabel("\it\rm_D_A_B / A"); 54 set(gca,'FontName','Times New Roman'); 55 set(gca,'FontSize',10); 56 57 DSIMIHVAC2=csvread("DSIM-IHVAC2.csv",1,0); 58 DSIMIHVAC2(:,2)=(DSIMIHVAC2(:,2))/6*405; 59 DSIMIHVAC2(:,1)=(DSIMIHVAC2(:,1)-0.1616+0.75); 60 subplot(2,1,2); 61 plot(DSIMIHVAC2(:,1),DSIMIHVAC2(:,2),'color','#3b2e7e'); 62 xlim([0.75,0.77]); 63 ylim([-500*6/405,500*6/405]); 64 xlabel("Time/s"); 65 ylabel("\it\rm_D_A_B / A"); grid on; 66 set(gca,'FontName','Times New Roman'); 67 set(gca,'FontSize',10);                 </pre> <p>Line 58 <b>amplifies the simulation results by a factor of 405/6 (67.5)</b> to obtain an amplitude close to the experimental results</p>	<pre> 55 set(gca,'FontSize',10); 56 57 DSIMIHVAC2=csvread("DSIM-IHVAC2.csv",1,0); 58 DSIMIHVAC2(:,2)=(DSIMIHVAC2(:,2)); 59 DSIMIHVAC2(:,1)=(DSIMIHVAC2(:,1)-0.1616+0.75); 60 subplot(2,1,2); 61 plot(DSIMIHVAC2(:,1),DSIMIHVAC2(:,2),'color','#3b2e7e'); 62 xlim([0.75,0.77]); 63 ylim([-500*6/405,500*6/405]); 64 xlabel("Time/s"); 65 ylabel("\it\rm_D_A_B / A"); grid on; 66 set(gca,'FontName','Times New Roman'); 67 set(gca,'FontSize',10);                 </pre>
<p>Fig. B3</p>	<p>The tampered simulation results are very close to the experimental range of results!</p>	<p>Before tampering with the simulation results, the difference in amplitude range from the experimental results is about 68 times</p>






	Draw Code used in Paper	Code with unaltered data
<p>DrawCompare1 Code snippet4</p>	<pre> 70 figure(4); 71 subplot(2,1,1); 72 plot(Test2IHWAC1(:,1),Test2IHWAC1(:,2),'color','#4c221b'); 73 xlim([0.75 0.755]); 74 ylim([-500 500]); 75 xlabel("Time/s"); 76 ylabel("\itI\rm_D_A_B / A"); 77 set(gca,'FontSize',10); 78 set(gca,'FontSize',10); 79 80 subplot(2,1,2); 81 DSIMIHVAC2(:,2)= DSIMIHVAC2(:,2)*345/401; 82 plot(DSIMIHVAC2(:,1),DSIMIHVAC2(:,2),'color','#3b2e7e'); 83 xlim([0.755,0.755+0.0005]); 84 ylim([-500,500]); 85 xlabel("Time/s"); 86 ylabel("\itI\rm_D_A_B / A"); grid on; 87 set(gca,'FontName','Times New Roman'); 88 set(gca,'FontSize',10);                     </pre> <p>Line 81 is further fine-tuned after code snippet 3 is scaled up by a factor of 67.5 to reduce the simulation result by a factor of 345/401 (0.86) to obtain a magnitude close to the experimental result</p>	<pre> 70 figure(4); 71 subplot(2,1,1); 72 plot(Test2IHWAC1(:,1),Test2IHWAC1(:,2),'color','#4c221b'); 73 xlim([0.75 0.755]); 74 ylim([-500 500]); 75 xlabel("Time/s"); 76 ylabel("\itI\rm_D_A_B / A"); 77 set(gca,'FontSize',10); 78 set(gca,'FontSize',10); 79 80 subplot(2,1,2); 81 DSIMIHVAC2(:,2)= DSIMIHVAC2(:,2); 82 plot(DSIMIHVAC2(:,1),DSIMIHVAC2(:,2),'color','#3b2e7e'); 83 xlim([0.755,0.755+0.0005]); 84 ylim([-500*6/405/345*401,500*6/405/345*401]); 85 xlabel("Time/s"); 86 ylabel("\itI\rm_D_A_B / A"); grid on; 87 set(gca,'FontName','Times New Roman'); 88 set(gca,'FontSize',10);                     </pre>
<p>Fig. B4</p>	<p>Experimental results</p> <p>After tampering with the simulation results, the amplitude is very close to the experimental results!</p> <p>Eff-corrected simulation results</p>	<p>Experimental results</p> <p>Before tampering with the simulation results, the amplitude of the simulation results was less than 1/68th of the experimental results</p> <p>Eff original simulation results</p>
<p>DrawCompare1 Code snippet5</p>	<pre> 92 figure(5); 93 subplot(2,1,1); 94 plot(Test2YBLVDC(:,1),Test2YBLVDC(:,2),'color','#4c221b'); 95 xlim([0.03211 0.03211+0.00025]); 96 ylim([-2000 2000]); 97 xlabel("Time/s"); 98 ylabel("\itU\rm_H_L_A / A"); 99 set(gca,'FontSize',10); 100 set(gca,'FontSize',10); 101 102 DSIMYBLVDC=csvread("DSIM-YBLVDC.csv",1,0); 103 DSIMYBLVDC(:,2)=(DSIMYBLVDC(:,2))*1.01604; 104 105 DSIMYBLVDC(:,1)=DSIMYBLVDC(:,1)-0.0162874+0.03211; 106 subplot(2,1,2); 107 plot(DSIMYBLVDC(:,1),DSIMYBLVDC(:,2),'color','#3b2e7e'); 108 xlim([0.03211,0.03211+0.00025]); 109 ylim([-2000,2000]); 110 xlabel("Time/s"); 111 ylabel("\itU\rm_H_L_A / A"); grid on; 112 set(gca,'FontName','Times New Roman'); 113 set(gca,'FontSize',10);                     </pre> <p>Line 103 amplifies the simulation results by a factor of 1.01604 to obtain an amplitude that is essentially the same as the experimental results</p>	<pre> 92 figure(5); 93 subplot(2,1,1); 94 plot(Test2YBLVDC(:,1),Test2YBLVDC(:,2),'color','#4c221b'); 95 xlim([0.03211 0.03211+0.00025]); 96 ylim([-2000 2000]); 97 xlabel("Time/s"); 98 ylabel("\itU\rm_H_L_A / A"); 99 set(gca,'FontSize',10); 100 set(gca,'FontSize',10); 101 102 DSIMYBLVDC=csvread("DSIM-YBLVDC.csv",1,0); 103 DSIMYBLVDC(:,2)=DSIMYBLVDC(:,2); 104 105 DSIMYBLVDC(:,1)=DSIMYBLVDC(:,1)-0.0162874+0.03211; 106 subplot(2,1,2); 107 plot(DSIMYBLVDC(:,1),DSIMYBLVDC(:,2),'color','#3b2e7e'); 108 xlim([0.03211,0.03211+0.00025]); 109 ylim([-2000,2000]); 110 xlabel("Time/s"); 111 ylabel("\itU\rm_H_L_A / A"); grid on; 112 set(gca,'FontName','Times New Roman'); 113 set(gca,'FontSize',10);                     </pre>
<p>Fig. B5</p>	<p>Experimental results</p> <p>After tampering with the simulation results, the amplitude is very close to the experimental results!</p> <p>Eff-corrected simulation results</p>	<p>Experimental results</p> <p>Before tampering, there is still a gap between the simulation result amplitude and the experimental results!</p> <p>Eff original simulation results</p>
<p>DrawCompare1 Code snippet6</p>	<pre> 116 figure(6); 117 % subplot( 118 plot(Test2IHWAC1(:,1),Test2IHWAC1(:,2),'color','#4c221b'); 119 hold on; 120 xlim([0.07 0.075]); 121 ylim([-2000 2000]); 122 xlabel("Time/s"); 123 ylabel("\itU\rm_H_L_A / A"); grid on; 124 set(gca,'FontName','Times New Roman'); 125 set(gca,'FontSize',10); 126 127 DSIMTR1=csvread("DSIM-TR-1.csv",1,0); 128 DSIMTR1(:,1)=(DSIMTR1(:,1))*1.6; 129 DSIMTR1(:,1)=(DSIMTR1(:,1))-DSIMTR1(1,1)+0.075074-0.0000072; 130 plot(DSIMTR1(:,1),DSIMTR1(:,2),'color','#3b2e7e'); 131 legend('Experiment','Simulation'); 132 set(gca,'FontName','Times New Roman'); 133 set(gca,'FontSize',10);                     </pre> <p>Line 128 scales up the simulation time by a factor of 1.6 to obtain a dynamic time close to the experimental results</p> <p>(Line 129 adds an additional 0.0000072s to regain the same starting point of the action)</p>	<pre> 116 figure(6); 117 % subplot( 118 plot(Test2IHWAC1(:,1),Test2IHWAC1(:,2),'color','#4c221b'); 119 hold on; 120 xlim([0.07 0.075]); 121 ylim([-2000 2000]); 122 xlabel("Time/s"); 123 ylabel("\itU\rm_H_L_A / A"); grid on; 124 set(gca,'FontName','Times New Roman'); 125 set(gca,'FontSize',10); 126 127 DSIMTR1=csvread("DSIM-TR-1.csv",1,0); 128 DSIMTR1(:,1)=(DSIMTR1(:,1)); 129 DSIMTR1(:,1)=(DSIMTR1(:,1))-DSIMTR1(1,1)+0.075074-0.000011*1.6+0.0000072; 130 plot(DSIMTR1(:,1),DSIMTR1(:,2),'color','#3b2e7e'); 131 legend('Experiment','Simulation'); 132 set(gca,'FontName','Times New Roman'); 133 set(gca,'FontSize',10);                     </pre>





Fig. B6



	Draw Code used in Paper	Code with unaltered data
02 Folder Code	<pre> 1 load('data2.mat'); 2 load('data2_DSED_ACDC3.mat'); 3 4 close all; 5 u_Sa23_exp=data2(:,3); 6 i_Sa2_exp=data2(:,4)*2; 7 iLa_exp=data2(:,7); 8 t_i_Sa2_exp=1e-8*(0:1:(length(i_Sa2_exp)-1)); 9 10 delta_i_Sa2_exp=0; 11 12 delta_t_ 13 14 index_DS 15 &amp; t_ 16 index_exp 17 &amp; t_i_Sa2_exp=delta_t_exp*0.02); 18 19 t_i_Sa2_exp=t_i_Sa2_exp(index_exp); 20 i_Sa2_exp=i_Sa2_exp(index_exp); 21 u_Sa23_exp=u_Sa23_exp(index_exp); 22 t_device_ACDC=t_device_ACDC(index_DSED); 23 i_Sa2_DSED=i_Sa2_DSED(index_DSED); 24 u_Sa23_ 25 26 27 index_e 28 &amp; t_ 29 index_e 30 &amp; t_ 31 index_e 32 &amp; t_i_Sa2_exp=delta_t_exp*0.02); 33 delta_i_Sa2_exp=zeros(length(i_Sa2_exp),1); 34 fa=3; 35 fb=-1.5; 36 delta_i_Sa2_exp(index_exp_1)=(fb-fa)/0.01*(t_i_Sa2_exp(index_exp_1) ... 37 -t_i_Sa2_exp(index_exp_1(1)))+fa; 38 fa=-1.5; 39 fb=6; 40 delta_i_Sa2_exp(index_exp_2)=(fb-fa)/0.01*(t_i_Sa2_exp(index_exp_2) ... 41 -t_i_Sa2_exp(index_exp_2(1)))+fa; 42 delta_i_Sa2_exp=delta_i_Sa2_exp; 43 i_Sa2_exp=i_Sa2_exp+delta_i_Sa2_exp; 44 45 A=4; 46 i_Sa2_exp=i_Sa2_exp+A*[sin(2*pi*50*(t_i_Sa2_exp(index_exp) ... 47 -t_i_Sa2_exp(index_exp_1(1))))]; 48 49 delta_u_Sa23_exp=zeros(length(u_Sa23_exp),1); 50 fa=2; 51 delta_u_Sa23_exp(index_exp_1)=(fb-fa)/0.01*(t_i_Sa2_exp(index_exp_1) ... 52 -t_i_Sa2_exp(index_exp_1(1)))+fa; 53 fa=-2; 54 fb=1; 55 delta_u_Sa23_exp(index_exp_2)=(fb-fa)/0.01*(t_i_Sa2_exp(index_exp_2) ... 56 -t_i_Sa2_exp(index_exp_2(1)))+fa; 57 delta_u_Sa23_exp=delta_u_Sa23_exp; 58 u_Sa23_exp=u_Sa23_exp+delta_u_Sa23_exp; 59 width=500; 60 61 figure(1); 62 yyaxis left 63 plot(t_i_Sa2_exp-delta_t_exp*10e-9,u_Sa23_exp,'b',... 64 'li'); 65 66 set(gcf,'Fontname','Times New Roman'); 67 ylabel('i_{c}(Qa23)/A','Fontname','times new Roman'); 68 ylim([-50,200]); 69 70 set(gcf,'Color','r'); 71 yyaxis right 72 plot(t_i_Sa2_exp-delta_t_exp,i_Sa2_exp,'r',... 73 't_device_ACDC-delta_t_DSED,i_Sa2_DSED','r',... 74 'linewidth',1); 75 76 set(gcf,'Fontname','Times New Roman'); 77 set(gcf,'position',[100,100,0.8*Width,0.5*Width]); 78 ylabel('i_{c}(Qa23)/A','Fontname','times new Roman'); 79 ylim([-50,200]); 80 81 set(gcf,'Color','b'); 82 legend('litt - Experiment','litt - PAT model',... 83 'litt - Experiment','litt - PAT model','litt (litt\b_rvm)'); 84 85 legend('boxoff'); 86 xlabel('\litt\rm/s (50ns/div)'); 87 xlim([0.00499591,0.00499693]); 88 89 set(gcf,'xticklabel',[]); 90 grid on; grid minor;                     </pre>	<pre> 1 load('data2.mat'); 2 load('data2_DSED_ACDC3.mat'); 3 4 close all; 5 u_Sa23_exp=data2(:,3); 6 i_Sa2_exp=data2(:,4); 7 iLa_exp=data2(:,7); 8 t_i_Sa2_exp=1e-8*(0:1:(length(i_Sa2_exp)-1)); 9 10 delta_i_Sa2_exp=0; 11 12 delta_t_ 13 14 index_DS 15 &amp; t_ 16 index_exp 17 &amp; t_i_Sa2_exp=delta_t_exp*0.02); 18 19 t_i_Sa2_exp=t_i_Sa2_exp(index_exp); 20 i_Sa2_exp=i_Sa2_exp(index_exp); 21 u_Sa23_exp=u_Sa23_exp(index_exp); 22 t_device_ACDC=t_device_ACDC(index_DSED); 23 i_Sa2_DSED=i_Sa2_DSED(index_DSED); 24 u_Sa23_ 25 26 27 index_e 28 &amp; t_ 29 index_e 30 &amp; t_ 31 index_e 32 &amp; t_i_Sa2_exp=delta_t_exp*0.02); 33 delta_i_Sa2_exp=zeros(length(i_Sa2_exp),1); 34 fa=3; 35 fb=-1.5; 36 delta_i_Sa2_exp(index_exp_1)=(fb-fa)/0.01*(t_i_Sa2_exp(index_exp_1) ... 37 -t_i_Sa2_exp(index_exp_1(1)))+fa; 38 fa=-1.5; 39 fb=6; 40 delta_i_Sa2_exp(index_exp_2)=(fb-fa)/0.01*(t_i_Sa2_exp(index_exp_2) ... 41 -t_i_Sa2_exp(index_exp_2(1)))+fa; 42 delta_i_Sa2_exp=delta_i_Sa2_exp; 43 i_Sa2_exp=i_Sa2_exp; 44 45 A=4; 46 i_Sa2_exp=i_Sa2_exp+A*[sin(2*pi*50*(t_i_Sa2_exp(index_exp) ... 47 -t_i_Sa2_exp(index_exp_1(1))))]; 48 49 delta_u_Sa23_exp=zeros(length(u_Sa23_exp),1); 50 fa=2; 51 delta_u_Sa23_exp(index_exp_1)=(fb-fa)/0.01*(t_i_Sa2_exp(index_exp_1) ... 52 -t_i_Sa2_exp(index_exp_1(1)))+fa; 53 fa=-2; 54 fb=1; 55 delta_u_Sa23_exp(index_exp_2)=(fb-fa)/0.01*(t_i_Sa2_exp(index_exp_2) ... 56 -t_i_Sa2_exp(index_exp_2(1)))+fa; 57 delta_u_Sa23_exp=delta_u_Sa23_exp; 58 u_Sa23_exp=u_Sa23_exp; 59 width=500; 60 61 figure(1); 62 yyaxis left 63 plot(t_i_Sa2_exp-delta_t_exp*10e-9,u_Sa23_exp,'b',... 64 'li'); 65 66 set(gcf,'Fontname','Times New Roman'); 67 ylabel('i_{c}(Qa23)/A','Fontname','times new Roman'); 68 ylim([-50,200]); 69 70 set(gcf,'Color','r'); 71 yyaxis right 72 plot(t_i_Sa2_exp-delta_t_exp,i_Sa2_exp,'r',... 73 't_device_ACDC-delta_t_DSED,i_Sa2_DSED','r',... 74 'linewidth',1); 75 76 set(gcf,'Fontname','Times New Roman'); 77 set(gcf,'position',[100,100,0.8*Width,0.5*Width]); 78 ylabel('i_{c}(Qa23)/A','Fontname','times new Roman'); 79 ylim([-50,200]); 80 81 set(gcf,'Color','b'); 82 legend('litt - Experiment','litt - PAT model',... 83 'litt - Experiment','litt - PAT model','litt (litt\b_rvm)'); 84 85 legend('boxoff'); 86 xlabel('\litt\rm/s (50ns/div)'); 87 xlim([0.00499591,0.00499693]); 88 89 set(gcf,'xticklabel',[]); 90 grid on; grid minor;                     </pre>
	<p>Line 6 directly doubles the experimental data to obtain amplitudes close to the simulation results</p>	<p>Line 43 corrects the experimental data by accumulating the delta value and uses the sin function directly in lines 44-46 to increase the fluctuation effect of the experimental results in order to match the experimental results with the simulation results as much as possible</p>
	<p>Line 58 corrects the experimental data by accumulating delta values to match the experimental results as closely as possible to the simulation results</p>	<p>Line 58 corrects the experimental data by accumulating delta values to match the experimental results as closely as possible to the simulation results</p>

Fig. B7





## Solution effect

Through the above efforts, I completely solved the underlying problem of the inconsistency between simulation results and experimental results in loss calculation. Furthermore, the processed data in MATLAB was plotted using professional drawing software, where Fig.B1-B8 correspond to Fig.15 (a)-(5) in [journal article](#), and I also wrote it in my doctoral thesis.






Fig. 15. Comparisons of simulated and experimental results: (a) current of 10 kV dc port; (b) current of 10 kV ac port; (c) current of 10 kV ac port HFT and (d) its zoomed-in view; (e) voltage of the output port of the H-bridge in 750 V dc port and (f) its zoomed-in view; (g) current and voltage of a turn-ON transient of the IGBT and (h) current and voltage of a turn-OFF transient of the SiC MOSFET in a 50 kVA PET.

**Tampering with experimental and simulation data!!**

it is hardly possible to use them in this megawatt case study composed of more than 500 switching devices and hundreds of H-bridges. The major concern is the convergence problems. Therefore, a system-level commercial tool with ideal switch model, which is more suitable for large-system design and complicated control design in practical applications, is selected. But the comparisons with this commercial software only attest to the accuracy of the proposed method in terms of system-level dynamics. The simulated results are also compared with experimental results to verify the transient results. The photograph of the experimental prototype is shown in Fig. 14. A load change of the 10-kV dc port is tested, with a step change of the power flow from 300 to 400 kW. The current of the 10-kV dc port is shown in Fig. 15(a), defined as  $I_{HD}$ , and the current of the 10-kV ac port is shown in Fig. 15(b), defined as  $I_{HA}$ . The HFT current in 10 kV ac stage, namely, the dual-active-bridge (DAB) current  $I_{DAB}$ , is shown in Fig. 15(c), and Fig. 15(d) is the zoomed-in view. Finally, the output voltage  $U_{HLA}$  of the H-bridge in the DAB in 380 V ac port is shown in Fig. 15(e), which consists of the device-level switching transients, with the zoomed-in comparison presented in Fig. 15(f). In general, the simulated results are in good agreement with the experimentally measured ones.

Fig. 15(a)–(f) only shows the transient results of the device voltage because it is very hard to measure the device current in the real prototype of a high-power converter. As a result, switching transient simulations are also performed on a smaller system: a 50-kVA PET as a smaller portion of the studied 2 MW PET [35], [42]. The 50-kVA PET consists of 16 IGBTs and eight SiC MOSFETs. The detailed structure of the 50-kVA PET can be found in [35]. The results are compared in Fig. 15(g) and (h), which also show good agreement.

## V. SYSTEM EFFICIENCY EVALUATION BASED ON THE PROPOSED METHOD

With the fast simulation speed and the ability to capture switching transients, the proposed method enables the in-depth analysis of the PET. To further demonstrate the value of the proposed method in practical development and research, one representative application, namely, the evaluation of the system efficiency is studied. As an energy conversion system, ensuring high efficiency is always of essential significance. But the efficiency of the system is strongly dependent on the operational conditions. To accurately simulate the efficiency curve, the real control strategies must be implemented in the simulation, the real structure of the system must be modeled, and the switching transients which can lead to substantial switching losses must be simulated. Therefore, the proposed method offers a possibility to accurately and efficiently simulate the efficiency curve during the design stage.

Here, we first discuss the general loss distribution of a power electronics system. Generally, the input power of the converter  $P_{in}$  equals the sum of the output power  $P_{out}$  and the total loss  $P_{loss}$ . Components that contribute to  $P_{loss}$  include ON-state loss of the semiconductor switches  $P_{on}$ , switching loss of the switches  $P_{sw}$ , copper loss of the transformers  $P_{Cu}$ , iron loss of the transformer  $P_{Fe}$ , loss of the equivalent series resistance (ESR)  $P_{ESR}$ , and the additional loss  $P_0$ . They can be classified into fixed loss  $P_{fixed}$ , which is irrelevant of the load current, switching loss  $P_{sw}$ , which is proportional to the load current, and resistive loss  $P_R$ , which is proportional to the square of the load current [43]. Therefore, it can be deduced that a typical efficiency curve exhibits a convex feature shown in Fig. 16. Under light load, the fixed loss  $P_{fixed}$  contributes to a big proportion in the total loss; therefore, the efficiency is low. Under heavy load,

In addition to the above three representative works, in order to quickly and effortlessly have more papers, I choose to replace the examples to water the papers. For example, this paper, Event-Driven Approach With Time-Scale Hierarchical Automaton for Switching Transient Simulation of SiC-Based High-Frequency Converter, reapplies the above PAT model to a new system. The full text of the paper can be obtained by clicking [link](#).

## Problem Overview

After explaining the above three core supporting articles, it is not difficult to see that if my PAT model and simulation results want to match the experiment, I can only rely on tampering with the experimental data. So this article is no exception. In order to match the PAT model with other results, I certainly also "fabricated and tampered" the simulation data. I believe that everyone has basically mastered the method of tampering with data through the above three articles. In order to save space, I will only show the "academic misconduct process" of one figure in this article below to highlight the extensiveness of my "academic misconduct".

Below, I will use Fig. 10 (f-g) in the paper as an example to explain in detail where the code is modified, and compare the results before and after the modification. The detailed data processing code and verification process can be found in [Code for THSA](#).

	Draw Code used in Paper	Code with unaltered data
Code01	<pre> 19 %% Transient data 20 21 transient_dsim=importdata('DSIM_MAIN_400us_VdsId2.txt'); 22 tt_d = transient_dsim.data(:,1) * 1e3; 23 Id_d = transient_dsim.data(:,2); 24 Vds_d = transient_dsim.data(:,3); 25 26 transient_dsim3=importdata('DSIM_MAIN_400us_VdsId3.txt'); 27 transient_dsim3.data(5693,3)=25; 28 tt_d3 = transient_dsim3.data(:,1) * 1e3; 29 Id_d3 = transient_dsim3.data(:,2); 30 Vds_d3 = transient_dsim3.data(:,3); 31 32 % i = find(tt_d3&gt; 1.586915231e-1); 33 % tt_d3(i)=tt_d3(i)+0.00025e-1; 34 35 36 transient_spice=importdata('BWT_SPICE_400us_maxstep0.1n_transient2.txt'); 37 tt_s = transient_spice.data(:,1) * 1e3; 38 Id_s = transient_spice.data(:,3); 39 Vds_s = transient_spice.data(:,2); </pre>	<pre> 19 %% Transient data 20 21 transient_dsim=importdata('DSIM_MAIN_400us_VdsId2.txt'); 22 tt_d = transient_dsim.data(:,1) * 1e3; 23 Id_d = transient_dsim.data(:,2); 24 Vds_d = transient_dsim.data(:,3); 25 26 transient_dsim3=importdata('DSIM_MAIN_400us_VdsId3.txt'); 27 transient_dsim3.data(5693,3)=25; 28 tt_d3 = transient_dsim3.data(:,1) * 1e3; 29 Id_d3 = transient_dsim3.data(:,2); 30 Vds_d3 = transient_dsim3.data(:,3); 31 32 % i = find(tt_d3&gt; 1.586915231e-1); 33 % tt_d3(i)=tt_d3(i)+0.00025e-1; 34 35 36 transient_spice=importdata('BWT_SPICE_400us_maxstep0.1n_transient2.txt'); 37 tt_s = transient_spice.data(:,1) * 1e3; 38 Id_s = transient_spice.data(:,3); 39 Vds_s = transient_spice.data(:,2); </pre>
Code02	<pre> 49 yyaxis left; 50 plot(tt_d *1e3, Vds_d, 'color', mycolor(5,:), 'linewidth', LineWidth, 'linestyle', '-'); 51 plot(tt_s *1e3-0.008, Vds_s, 'color', mycolor(5,:), 'linewidth', LineWidth, 'linestyle', '-'); 52 ylabel('Vds (V)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 53 ylim([-50 400]); 54 yyaxis right; 55 plot(tt_d *1e3, Id_d, 'color', mycolor(4,:), 'linewidth', LineWidth, 'linestyle', '-'); 56 plot(tt_s *1e3-0.008, Id_s, 'color', mycolor(4,:), 'linewidth', LineWidth, 'linestyle', '-'); 57 ylabel('Id (A)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 58 59 xlabel('Time (S)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 60 %legend(['Vds ED', 'Vds SPICE', 'Id ED', 'Id SPICE'], 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 61 62 xlim([152.7 152.9]); </pre>	<pre> 49 yyaxis left; 50 plot(tt_d *1e3, Vds_d, 'color', mycolor(5,:), 'linewidth', LineWidth, 'linestyle', '-'); 51 plot(tt_s *1e3-0.008, Vds_s, 'color', mycolor(5,:), 'linewidth', LineWidth, 'linestyle', '-'); 52 ylabel('Vds (V)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 53 ylim([-50 400]); 54 yyaxis right; 55 plot(tt_d *1e3, Id_d, 'color', mycolor(4,:), 'linewidth', LineWidth, 'linestyle', '-'); 56 plot(tt_s *1e3-0.008, Id_s, 'color', mycolor(4,:), 'linewidth', LineWidth, 'linestyle', '-'); 57 ylabel('Id (A)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 58 59 xlabel('Time (S)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 60 %legend(['Vds ED', 'Vds SPICE', 'Id ED', 'Id SPICE'], 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 61 62 xlim([152.7 152.9]); </pre>
Code03	<pre> 73 plot(tt_d3 *1e3, Vds_d3, 'color', mycolor(5,:), 'linewidth', LineWidth, 'linestyle', '-'); 74 plot(tt_s *1e3-0.005, Vds_s, 'color', mycolor(5,:), 'linewidth', LineWidth, 'linestyle', '-'); 75 ylabel('Vds (V)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 76 ylim([-50 400]); 77 yyaxis right; 78 plot(tt_d3 *1e3, Id_d3, 'color', mycolor(4,:), 'linewidth', LineWidth, 'linestyle', '-'); 79 plot(tt_s *1e3-0.005, Id_s, 'color', mycolor(4,:), 'linewidth', LineWidth, 'linestyle', '-'); 80 ylabel('Id (A)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 81 82 xlabel('Time (S)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 83 %legend(['Vds ED', 'Vds SPICE', 'Id ED', 'Id SPICE'], 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 84 85 xlim([158.6 158.9]); </pre>	<pre> 73 plot(tt_d3 *1e3, Vds_d3, 'color', mycolor(5,:), 'linewidth', LineWidth, 'linestyle', '-'); 74 plot(tt_s *1e3-0.005, Vds_s, 'color', mycolor(5,:), 'linewidth', LineWidth, 'linestyle', '-'); 75 ylabel('Vds (V)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 76 ylim([-50 400]); 77 yyaxis right; 78 plot(tt_d3 *1e3, Id_d3, 'color', mycolor(4,:), 'linewidth', LineWidth, 'linestyle', '-'); 79 plot(tt_s *1e3-0.005, Id_s, 'color', mycolor(4,:), 'linewidth', LineWidth, 'linestyle', '-'); 80 ylabel('Id (A)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 81 82 xlabel('Time (S)', 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 83 %legend(['Vds ED', 'Vds SPICE', 'Id ED', 'Id SPICE'], 'fontname', 'Times New Roman', 'FontSize', 14, 'Interpreter', 'late'); 84 85 xlim([158.6 158.9]); </pre>
Fig. C1	<p>Without multiplying the experimental current by a factor of 1.1, it is difficult to get close to the simulation results</p>	<p>Reassign the problematic points</p> <p>Without multiplying the experimental current by a factor of 1.2, it is difficult to get close to the simulation results</p>



## Solution effect

Through the above efforts, I completely solved the underlying problem of the inconsistency between simulation results and experimental results in loss calculation. Furthermore, the processed data in matlab was plotted using professional drawing software. Fig. C1 corresponds to Fig. 10 (f-g) in the [journal article](#), and it was also written in my doctoral thesis.

SHI *et al.*: EVENT-DRIVEN APPROACH WITH TSHA FOR SWITCHING TRANSIENT SIMULATION OF

4755




Fig. 10. Comparisons of simulated waveforms of the proposed event-driven approach (ED) (purple, top) and LTspice® (red, bottom) of the BWPT system with open-loop control strategy. (a) Input power  $P_{in}$  (0-5 ms). (b) Output power  $P_{out}$  (0-5 ms). (c) Voltage drop of  $S_{11}$  in the transmitting converter  $V_{ds,S11}$  (0-400 $\mu$ s). (d) Current flowing through  $S_{11}$  in the transmitting converter  $I_{d,S11}$  (0-400 $\mu$ s). (e) Zoomed-in view of the input power. (f) Turn-on switching transient waveforms. (g) Turn-off switching transient waveforms.




Fig. 11. Comparisons between simulated waveforms of the proposed event-driven approach (ED) (dash lines) and experimental waveforms (solid lines). (a) Simulated waveforms of ac voltage and current  $U_{ac1}$ ,  $I_{ac1}$  of transmitting converter and ac voltage and current  $U_{ac2}$ ,  $I_{ac2}$  of receiving converter when  $P_{ref} = 3.3$  kW. (b) Experimental waveforms of  $U_{ac1}$ ,  $I_{ac1}$ ,  $U_{ac2}$ ,  $I_{ac2}$  when  $P_{ref} = 3.3$  kW. (c) Experimental waveforms of  $U_{ac1}$ ,  $I_{ac1}$ ,  $U_{ac2}$ ,  $I_{ac2}$  when  $P_{ref} = 1.5$  kW. (d) Experimental waveforms of  $U_{ac1}$ ,  $I_{ac1}$ ,  $U_{ac2}$ ,  $I_{ac2}$  when  $P_{ref} = 1.5$  kW. (e) Turn-on switching transient waveforms. (f) Turn-off switching transient waveforms.

# 05 Three groups of pulse articles (Q1 journal JESTPE)

## Problem Overview

In the above four articles, I mainly encountered the problem of **inaccurate expected results**. I believe that everyone has learned the "data fabrication and tampering" method I used (mainly including deletion, fabrication, tampering and other means of data results). Next, I will use another paper as an example to solve the second problem-the problem of **not enough paper results**. Then everyone may have a question, can't you continue to use the same method to convert examples? The answer is no, because you repeat the same content too much, and the reviewers will be tired. You see, I published in the top journals TPEL and TIE at the beginning. Later, because the reviewers of the top journals were tired, I could only publish in the inferior TCAS-1 journal, and finally I could only publish in the open source IEEE Access. So this method alone is not sustainable. Then I will teach you a little trick. Check whether the seniors who have graduated from your research group have unpublished results. If not, then this little trick is not applicable. If so, then congratulations, you can get another article. For example, I translated the third chapter of my senior's doctoral dissertation into English and published it in the journal **IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS**. The title of the paper is Time-Domain and Frequency-Domain Analysis of SiC MOSFET Switching Transients Considering Transmission of Control, Drive, and Power Pulses. The full text of the paper can be obtained by clicking [link](#). The full text of my doctoral thesis can be obtained by clicking [link](#).

## Solution effect

In order to facilitate your understanding, I will translate the [paper](#) and compare it with my senior's doctoral thesis. Please bear with me if the translation is not good:

### My English Journal Paper

IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, VOL. 9, NO. 5, OCTOBER 2021 6441

#### Time-Domain and Frequency-Domain Analysis of SiC MOSFET Switching Transients Considering Transmission of Control, Drive, and Power Pulses

Bochen Shi<sup>1</sup>, Graduate Student Member, IEEE, Zhengming Zhao<sup>1</sup>, Fellow, IEEE,  
Yicheng Zhu<sup>1</sup>, Member, IEEE, and Xudong Wang<sup>1</sup>

**Abstract**—Three types of pulses, namely the control, drive and power pulses, coexist in power electronics systems. The transmission of them embodies the idea to control energy flow with signal flow. However, due to the nonideal performance of the semiconductor switches and the parasitic elements, significant delay and distortion are inevitable during the transmission, causing severe challenges in terms of both device- and system-level performance. Taking silicon carbide (SiC) MOSFET-based system as an example, this article studies the transmission of the three pulses. Time-domain studies are provided first to derive the characteristic parameters of the delay and distortion. Based on the time-domain expressions, a pulse-decomposition method is proposed to study the frequency spectrum of the power pulse considering all major transient factors. Experimental results are provided to verify the proposed method and the acquired results. Based on the analyses, the impact of pulse delay and distortion on system performance is summarized, and the general idea of active gate controlling for the power pulse is briefly discussed. This article provides quantitative studies and relevant discussions from the perspective of pulse transmission to improve the analysis, gate-drive design, and active gate control of switching transient.

**Index Terms**—Double-pulse test, electromagnetic pulse, oscillation, silicon carbide (SiC) MOSFET, switching transient.

#### I. INTRODUCTION

THE fundamental principle of power electronics is to control energy flow with signal flow, with the transmission of the electromagnetic pulses from signal pulsewidth modulation (PWM) through the gate driver toward the corresponding power PWM [1]. The control pulse (signal PWM) represents the desired control information, while the power pulse (power PWM) is the real actuator in energy conversion which follows the control information. In an ideal situation, the control strategy can be perfectly implemented and the power PWM is equivalent to the control PWM. Unfortunately,

Manuscript received September 29, 2020; revised December 30, 2020; accepted January 25, 2021. Date of publication January 28, 2021; date of current version October 1, 2021. This work was supported by the Major Program of National Natural Science Foundation of China under Grant 51406080 and Grant 51406083. Recommended for publication by Associate Editor Hongming Chu. Corresponding author: Zhengming Zhao (e-mail: zhaom3@126.com; zhaom3@tongji.edu.cn; zhaom3@163.com; wang10@mails.tjtu.edu.cn). Other versions of one or more figures in this article are available at <https://doi.org/10.1109/JESTPE.2021.3055145>. Digital Object Identifier 10.1109/JESTPE.2021.3055145

2168-6777 © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See [https://www.ieee.org/publications\\_standards/publications/rights/index.html](https://www.ieee.org/publications_standards/publications/rights/index.html) for more information.

### Chapter 3 of other 's Phd thesis

第3章 三组脉冲关系的规律研究

#### 第3章 三组脉冲关系的规律研究

上一章通过实验和建模的方法对电磁能量脉冲的瞬态行为进行了分析。本章则重点分析电力电子系统中控制脉冲，到驱动脉冲再到电磁能量脉冲的相互关系和传递规律，以揭示三组脉冲关系对系统性能的影响规律。首先，分别从时域和频域对三组脉冲关系进行表征。通过时域和频域表征，可揭示出影响三组脉冲关系的主要因素及三组脉冲关系与系统性能之间的定量关系。利用该定量关系，可以分析系统中不同因素对脉冲传递规律及系统性能的影响规律。最后，结合典型案例介绍了三组脉冲关系的时域、频域表征在定量分析系统性能方面的应用研究。

#### 3.1 三组脉冲关系的时域表征

在电力电子系统中，控制电路输出控制脉冲，经驱动电路后产生驱动脉冲，作用于功率半导体器件后，产生电磁能量脉冲，如图 3.1 所示。从控制电路输出的控制脉冲一般可视为理想的矩形波脉冲，原因是控制脉冲的上升沿和下降沿的时间尺度为纳秒级，与脉宽（一般为微秒级~十微秒级）相比可以忽略。从控制脉冲到驱动脉冲及电磁能量脉冲，除了传递过程中的延迟外，在脉冲形态属性上，相比控制脉冲，驱动脉冲和电磁能量脉冲会产生畸变。所产生的畸变包括时间尺度增加至十纳秒~百纳秒级的上升沿和下降沿，驱动脉冲的米勒平台效应及电磁能量脉冲的尖峰及振荡等瞬态开关特性，其原因可归结为器件结电容的非线性及回路杂散电感的影响。




Fig. 1. Control, drive, and power pulses in power electronics systems.




图3.1 电力电子系统中的三组脉冲

Translate the original image into English and change the color directly

## My English Journal Paper

IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, VOL. 9, NO. 5, OCTOBER 2021

of crosstalk between upper and lower switches in a phase-leg configuration [11], [22]. These studies offer analysis methodologies, and discussions from different perspectives regarding switching transient, and provide insights into the physical processes. However, they mainly focus on specific transient issues instead of an overall analysis and study of the transmission process of the three pulses. Another group of research focuses on the AGC methods for insulated gate power semiconductor devices [23]–[33], where the switching transients can be adaptively controlled through online adjustments of gate-drive parameters. AGC methods offer a promising future where the delay and distortion during the pulse transmission can be actively controlled to fulfill the desired control target. But there lacks an in-depth study on the transmission of the control, drive, and power pulses, together with the impact of the delay and distortion on system performance during the transmission, which is necessary to support the evaluation and design of AGC methods.

To fill this gap, this article provides theoretical and experimental studies on the transmission of the three pulses. The studies are based on silicon carbide (SiC) MOSFET as one of the most promising wide bandgap semiconductor devices offering better switching performance, including low conduction resistance, decreased switching loss, increased junction operating temperature, and high switching speed, but at the same time, with more prominent parasitic induced switching transients, especially more serious oscillations. The contributions of this article include the following:

- 1) A perspective from the transmission of the three types of pulses is provided, and quantitative analyses to characterize the delay and distortion during the transmission are presented.
- 2) A pulse decomposition method is proposed to analyze the frequency spectrum considering the delay and distortion during switching transients.
- 3) A bridge between the time-domain/frequency-domain analyses and the design of AGC methods is provided by in-depth discussions and experimental verifications.

The rest of this article is organized as follows. Both time-domain studies (Section II) and frequency-domain studies (Section III) are performed to quantitatively characterize the relationship between the control, drive, and power pulses. After that, in Section IV, the impact of the delay and distortion on the device- and system-level performance is summarized and how the above analyses support the evaluation and design of AGC methods is discussed. Finally, conclusions are drawn in Section V.

### II. TIME-DOMAIN STUDIES

Time-domain analyses are first provided to study the delay and distortion between the three pulses. The studies are based on the double-pulse circuit shown in Fig. 2, which represents the basic unit in power electronics systems. A SiC MOSFET and a SiC Schottky barrier diode (SBD) is used as a switch pair. The parasitic elements considered include gate-loop inductance  $L_g$ , power loop inductance  $L_p$ , common source inductance  $L_s$ , gate-source capacitance  $C_{gs}$ , drain-source capacitance  $C_{ds}$ , Miller capacitance  $C_{gd}$ , diode junction capacitance  $C_j$ , and power-loop resistance  $R_p$ . The corresponding




Fig. 2. Double-pulse test circuit and the parasitic elements considered in the experimental platform.




Fig. 3. Experimental platform for the studies.




Fig. 4. Typical waveforms of the control, drive, and power pulses from double-pulse experimental tests.

- Cover the Chinese with a text box
- You don't even need to draw your own diagrams




## Chapter 3 of other 's Phd thesis

第3章 三组脉冲关系的规律研究

Translate the original image into English and change the color directly

引延迟和畸变关系进行研究。接下来,首先从时域上对三组

得到的三组脉冲的典型实验




第5章 实验平台设计

### 第5章 实验平台设计

为了研究电磁能量脉冲的形态属性及三组脉冲间的传递规律,设计了针对 SiC MOSFET 及 SiC SBD 的双脉冲测试平台。另外,本文也对脉冲组合规律在电力电子功率放大器的应用进行了研究,并设计了电力电子功率放大器的实验平台进行分步验证。接下来,对两个实验平台的设计细节进行介绍。

#### 5.1 双脉冲测试电路的实验平台设计

双脉冲测试电路的原理框图和实验平台照片分别如图 5.1 和图 5.2 所示。其中双脉冲测试主电路的原理图及实物图已在 2.2.1 节中进行了介绍。接下来,本节主要对双脉冲测试电路实验平台的设计细节进行介绍。



## My English Journal Paper

IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, VOL. 9, NO. 5, OCTOBER 2021

where  $V_{th}$  is the turn-on threshold gate voltage, and  $V_{miller}$  is the Miller voltage determined by load current and MOS transconductance  $g_m$ . It is worth noting that for fast-switching transient with lower gate resistance, the gate-loop inductance can have a high impact and (2) can be inaccurate.

### B. Distortion Between Gate Control Pulse and Power Pulse

The distortion between the gate control pulse and the power pulse, as illustrated in Fig. 6, can be characterized with rise/fall time, voltage/current spikes, and oscillations. In Fig. 6, the distortion due to rising/falling process of the power pulses is described by  $t_r$ ,  $t_{fall}$  and  $t_{tr}$ ,  $t_{trm}$ .

Fig. 5. Delay and distortion between the control pulse and the drive pulse.

## Chapter 3 of other 's Phd thesis


第3章 三组脉冲关系的规律研究

因此,对三组脉冲关系的研究即为对三组脉冲间延迟和畸变关系进行研究。研究的第一步,即对三组脉冲关系的认识和表征。接下来,首先从时域上对三组脉冲关系进行表征。

#### 3.1.1 三组脉冲关系的时域参数表征

(a) 为双脉冲电路的原理图,从双脉冲电路得到的三组脉冲的典型实验





**A. Delay Between Pulses**  
 Delay between the three pulses is discussed first. The transmission from the control pulse to the drive pulse is illustrated in Fig. 5. The rise time and the fall time of the control pulse are usually of or less than the nanosecond-level time scale, and are hence ignored in this article. So the control pulse can be approximately regarded as an ideal square wave. The delay time from control to drive pulse is denoted as  $t_{del}$  and  $t_{del}$  for turn-on and turn-off processes, respectively. They are mainly due to the delay of logic chips, isolation circuits (photo-coupler or optical fiber), and driving chips.  $t_{del}$  and  $t_{del}$  are generally independent of the parameters in the power circuits (e.g., dc-bus voltage, load current, etc.), but instead dependent on the temperature of the chips/isolators. Experimental measurements can be performed to determine the corresponding delays.

The transmission from the control pulse to the power pulses (voltage and current) is illustrated in Fig. 6. The delay time is defined as

$$t_{del} = t_{del} + t_{del} \quad (1)$$

where  $t_{del}$  and  $t_{del}$  are the delay time between the drive pulse and the power pulse, coinciding with the definitions in the manufacturer's datasheet [34]. These delays are dependent on the gate-loop parameters. With relatively large gate resistance and relatively slower switching transients, the gate charging/discharging processes and the variations of the gate current during the delays are slower. Therefore, with the assumption of ignoring the gate-loop parasitic inductances [20], analytical expressions of the delay time can be given as

$$t_{del} = R_g(C_{gs} + C_{gd}(V_{dc} = V_{gs})) \frac{V_{dc} - V_{gs}}{V_{dc} - V_{gs}}$$

$$t_{del} = R_g(C_{gs} + C_{gd}(V_{dc} = 0)) \frac{V_{gs}}{V_{dc} - V_{gs}}$$

the SiC MOSFET switching transient model expressions of the voltage fall time and the are derived as

$$t_{f1} = t_{f1} + t_{f2}$$

$$t_{f1} = -R_g + \sqrt{R_g^2 - 4R_gC_{gs}}$$

$$t_{f2} = \frac{2R_g}{V_{dc} - V_{gs}/2 - V_{th}/2} + L_g/L_2 \quad (3)$$

$$A_0 = R_g(V_{dc} - V_{gs}) - L_g/4$$

$$B_0 = \frac{1}{2}(R_g L_g + R_g(C_{gs} + C_{gd}))$$

$$C_0 = -R_g R_g C_{gs} L_g \frac{L_g}{2}$$

$$t_{f1} = -B_0 \sqrt{B^2 + 4A_0 C_0}$$

$$A_2 = R_g(V_{dc} - \frac{V_{gs}}{2} - \frac{V_{th}}{2})$$

$$B_2 = -(C_{gs} + C_{gd})R_g(V_{dc} - V_{th}) + V_{gs}$$

$$-R_g R_g(C_{gs} + C_{gd})(V_{dc} - (I_g + I_{th})/g_1 - V_{gs})$$

$$C_2 = -R_g R_g(C_{gs} + C_{gd})R_g(V_{dc} - V_{th}) + V_{gs}$$

where the definitions of the coefficients of the junction capacitance characteristics including  $C_{gs}$  and  $C_{gd}$ , and the linear transconductance coefficient of the MOSFET denoted as  $g_m$ , can be found in [20]. The spikes are denoted as peak voltage  $V_{peak}$  and peak current  $I_{peak}$ . The expressions are given as [20]

$$V_{peak} \approx V_{dc} + (L_g + L_d) |di/dt|_{off} \quad (5)$$

$$I_{peak} \approx I_g + \sqrt{dQ/dt} |di/dt|_{on}$$

where  $dQ$  is the charge accumulated in  $C_1$  during the turn-on process,  $|di/dt|_{on}$  and  $|di/dt|_{off}$  are the average changing rate of  $i_d$  during turn-on current rising and turn-off current falling stage.

To study the oscillations, assumptions of the following discussions are clarified first. Both the studied circuit (Fig. 2) and the experimental setup in this article focus on discrete devices rather than power modules. Therefore, the more complicated parasitic elements inside the power module package, such as the middle-point inductances in multichip power modules [35] are not considered. Meanwhile, only one dc-bus capacitor is considered to be practical, design, and issues [36].

**Direct use of images**

IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, VOL. 9, NO. 5, OCTOBER 2021




Fig. 7. General mathematical form of damped sine waveform to describe the damping ringing during switching transient.

CHARACTERISTIC PARAMETERS OF THE DAMPED OSCILLATIONS

Amplitude $V_m$ (L)	Frequency $\omega_d$	Damping $\tau_n$
$\sqrt{dQ/dt}  di/dt _{on}$	$\frac{1}{\sqrt{L_g C_1}}$	$\frac{2L_g}{R_g}$
Turn-on current oscillation	$\frac{1}{\sqrt{L_g C_1}}$	$\frac{2L_g}{R_g}$
Turn-off voltage oscillation	$\frac{1}{\sqrt{L_g C_1}}$	$\frac{2L_g}{R_g}$
Turn-off current oscillation	$\frac{1}{\sqrt{L_g C_1}}$	$\frac{2L_g}{R_g}$
Turn-on voltage oscillation	$\frac{1}{\sqrt{L_g C_1}}$	$\frac{2L_g}{R_g}$
Turn-on current oscillation	$\frac{1}{\sqrt{L_g C_1}}$	$\frac{2L_g}{R_g}$

Such practical designs are not considered in the analysis for simplicity. Similarly, the load current ( $I_L$  in Fig. 2) is also considered as constant.

With the assumptions, the oscillations can be described by damped sine function. The general form is shown in Fig. 7, where  $V_m$  (or  $I_m$  for current waveform) is the amplitude,  $\omega_d$  is the frequency,  $\tau_n$  is the time period, and  $\tau_n$  is the damping ratio. Components involved in the turn-on oscillation are the diode capacitance  $C_1$  and the power loop stray inductance, while for the turn-off oscillation, the components are MOSFET capacitance  $C_{gs}$  and  $C_{gd}$  together with the power loop stray inductance. From the equivalent circuit shown in Fig. 2, the characteristic parameters describing the oscillations can be derived and summarized in Table 1, where  $L_{loop} = L_g + L_s$ ,  $R_{loop}$  is the on-state resistance of the SiC MOSFET, and  $R_{diode}$  is the on-state resistance of the SiRD. For simplifications, the transistor in the upper switch and the diode in the lower switch are ignored here, under the direction of  $I_L$  shown in Fig. 2. If taking them into consideration, the extra junction capacitance should be added into the amplitude and frequency expressions, as described in Section III-B.

Equations (3)-(5) and Table 1 provide quantitative expression of the time-domain distortion (rise/fall time, spikes, and oscillations) between the control pulse and the power (voltage and current) pulse. These expressions are derived based on the switching transient models proposed in [20], where the accuracy of the model has been experimentally verified [20, Fig. 9], which also attests to the accuracy of these expressions. To further analyze the distortion between the control and power pulses, experiments are performed to see how different parameters (junction capacitances, stray inductances, and gate drive resistances) affect the distortion

**Direct use of images**

(rise/fall time and voltage/current spike). The experimental results are summarized in Fig. 8.

Generally, increasing the junction capacitances  $C_{gs}$ ,  $C_{gd}$ ,  $C_{gs}$ , and  $C_1$  will slow down the switching transient and therefore increase the rise/fall time of the current/voltage pulse. A difference is that increasing  $C_{gs}$  mainly leads to the suppression of the current spike, while increasing  $C_{gd}$  mainly suppresses the voltage spike. The power loop inductance  $L_g$  affects the turn-off voltage spike. On the contrary, increasing the common source inductance  $L_s$  significantly increases the rise/fall time while decreasing the current/voltage spikes (within the tested range of the  $L_s$ ). For gate inductance  $L_g$ , the current spike increases with the increase of the gate inductance, but considering that in practical applications, the gate driver is usually close to the devices and  $L_g$  is usually around 10 nH, such an impact can be ignored.

For the gate resistance  $R_g$ , it influences the charging/discharging speed of the gate capacitors. Therefore, the rise/fall time increases with the increase of  $R_g$ , meanwhile the voltage/current spikes decrease. This large range variation of all the main parameters (time and spikes) when changing  $R_g$  offers an opportunity to actively control the switching transients by online adjusting of the gate circuits, which will be discussed in Section IV.

It is worth mentioning that the studies and experiments in this article are based on the double-pulse test circuits and the corresponding experimental platforms as shown in Figs. 2 and 3, which do not take into account some of the nonideal factors in real power converters and prototypes that may affect the transmission of the pulses. In [37], several nonideal factors in PWM inverters including the load characteristics, the long cables, the multiple phases, and the coupling between SiC MOSFET and heat sink are studied. It is highlighted that these factors potentially lead to worse switching performance, such as slower switching speed, higher switching loss, and more series oscillations, or in order words, more serious distortion between the pulses. The in-depth studies of these factors are critical to real applications, but fall beyond the scope of this article.

**Direct use of images**

C. Distortion Between  
 Similarly, for the distortion between the control and power pulses, it can be characterized as:




Fig. 8. Experimental results of how different parameters affect the distortion (rise/fall time and voltage/current spikes) between the control and the power pulses, including (a-d) junction capacitances, (e-f) stray inductances, (g-h) gate drive resistances, and (i-j) switching speed. For SiC MOSFET, due to small junction capacitance and faster switching speed, the Miller plateau is not apparent. Instead, more visible oscillations can be observed. The oscillation is of significant concern in gate-drive design as it potentially leads to spurious operation of the semiconductor device, especially considering the smaller gate threshold voltage  $V_{th}$  of SiC MOSFET.

To study the drive pulse oscillations, the gate drive equivalent circuit (a portion of Fig. 2) is illustrated in Fig. 9(a). This is a single-source circuit and suitable for the study of the delay and rise/fall stages of the drive pulses, for example, the derivation of (2). However, in the oscillation stages, power loop oscillations can be coupled into the gate

Fig. 3 (b) 所示, 实验所用器件为 SiC MOSFET 及 SiC SBD.




图3.2 三组脉冲的实验波形




图3.3 从控制脉冲到驱动脉冲的延迟和畸变关系表征




图3.4 脉冲衰减振荡的一般表征方法

$$V_{peak} = V_{DC} + L_{stray} |di/dt|_{off} \quad (3-1)$$

$$I_{peak} \approx I_g + \sqrt{dQ/dt} |di/dt|_{on}$$

4. 电压、电流振荡, 同样用衰减正弦函数来表征, 其参数表征如表 3.1 所示.

表3.1 电磁能量脉冲振荡的参数表征

振荡幅值 $V_m$ (或 $I_m$ )	振荡频率 $\omega_d$	衰减系数 $\tau_n$
开通电流振荡	$\sqrt{dQ/dt}  di/dt _{on}$	$1/\sqrt{L_{loop} C_1}$ ( $R_g + R_{on(om)}/2/L_{loop}$ )
关断电压振荡	$L_{stray}  di/dt _{off}$	$1/\sqrt{L_{loop} (C_{gs} + C_{gd})}$ ( $R_g + R_{D(on)}/2/L_{loop}$ )
关断电流振荡	$(C_{gs} + C_{gd}) L_{loop}  di/dt _{off}$	$1/\sqrt{L_{loop} (C_{gs} + C_{gd})}$ ( $R_g + R_{D(on)}/2/L_{loop}$ )

**3.1.2 驱动脉冲的振荡行为分析**

在上一章中, 以 SiC MOSFET 为对象提出了开关瞬态分析模型, 通过该模型可以对上述三组脉冲的主要延迟和畸变关系进行定量分析. 然而, 为了简化模型计算, 所提分析模型并未考虑驱动脉冲  $v_{gs}$  的振荡, 考虑到驱动脉冲的振荡在 SiC MOSFET 开关过程中更为显著, 容易引起开关器件误动作, 进而引入稳定性问题, 所以, 接下来重点对 SiC MOSFET 中驱动脉冲的振荡现象进行分析.

同样以图 3.2 (a) 所示的双脉冲测试电路作为研究对象, 与驱动脉冲有关的等效电路如图 3.6 (a) 所示, 称为驱动脉冲的单电源等效电路模型. 考虑到该模型并未考虑主电路对驱动脉冲产生影响, 即  $C_{gd}dv_{ds}/dt$  效应和  $L_s di/dt$  效应, 因此需要将单电源等效电路模型扩展至图 3.6 (b) 所示的三电源等效电路模型.




图3.6 驱动脉冲的等效电路模型

由三电源等效电路可知, 当电磁能量脉冲发生电压振荡或电流振荡时, 会通过  $C_{gd}dv_{ds}/dt$  及  $L_s di/dt$  效应, 将振荡引入驱动回路, 进而引起驱动电压振荡. 因此结合等效电路分析, 可以得到开通和关断过程中  $v_{gs}$  振荡阶段的时域参数, 如(3-2)和(3-3)所示.

**Chinese-English translation (the most demanding part of the workload)**

为了研究驱动脉冲振荡, 栅极驱动等效电路 (图2的一部分) 如图9 (a) 所示. 这是一个单源电路, 适用于研究驱动脉冲的延迟和上升/下降阶段, 例如 (2) 的推导. 然而, 在振荡级中, 电源环路振荡可以通过两种机制耦合到栅极环路中[18]: 米勒电容  $C_{gd}$  和公共源电感  $L_s$ . 图9 (b) 所示的三源电路可以更好地考虑这两种效应. 该电路意味着, 即使栅极环路本身处于欠阻尼状态, 即  $R_g^2(C_{gs} + C_{gd}) > 4L_g$ , 电源环路振荡仍可通过  $C_{gd}$  和  $L_s$  进入栅极环路 (这通常是导致驱动脉冲振荡的主要因素), 因此威胁到稳定性.

loop through two mechanisms [18]: the Miller capacitance  $C_{gd}$  and the common source inductance  $L_s$ . A three-source circuit shown in Fig. 9(b) can be better to take these two effects into consideration. This circuit implies that even if the gate loop itself is in underdamped condition, namely

$R_g^2(C_{gs} + C_{gd}) > 4L_g$ , the power loop oscillations can still be introduced through  $C_{gd}$  and  $L_g$  into the gate loop (which is more often than not the dominating factor contributing to the drive pulse oscillations) and therefore threaten the stability.

SPICE simulations and double-pulse experiments are performed with Cree SiC MOSFET CMF20120D and SiC SBD C4D30120D to study the impact of different gate drive parameters on gate pulse oscillations. As shown in Fig. 10, the simulated and experimental results are not perfectly identical but they exhibit consistent trends. In general, the amplitude of the oscillation decreases with the increase of  $R_g$  and  $C_{gs}$ , while it increases with the increase of  $C_{gd}$ . However, the increase of  $L_g$  has a limited impact on the oscillations due to its opposite effects decreased  $V_{gs}$  and  $I_{gs}$  of the power pulse, while increased  $I_g$  hence stronger coupling between the gate and power loop ( $dI/dt$ ). Comprehensively speaking, the variation of  $L_g$  has a restricted impact on the suppression of gate pulse oscillation. Based on these results, from the perspective of gate-loop design, increasing  $R_g$  and adopting SiC MOSFET with higher  $C_{gs}$  ratio are promising external parallel gate-source capacitance are effective approaches to suppress the drive pulse oscillations and avoid spurious operations of the device.

翻译: 使用Cree SiC MOSFET CMF20120D和SiC SBD C4D30120D进行SPICE仿真和双脉冲实验,以研究不同栅极驱动参数对栅极脉冲振荡的影响。如图10所示,仿真结果和实验结果并不完全相同,但趋势一致。一般来说,振荡的幅度随着 $R_g$ 和 $C_{gs}$ 的增加而减小,然而,增加 $L_g$ 由于两个相反的效果,对振荡的影响有限:降低 $V_{gs}$ 和 $I_{gs}$ 的功率脉冲,同时增加 $L_g$ 因此,栅极和电源环路之间的耦合更强( $dI/dt$ )。综合来说,变化 $L_g$ 对栅极脉冲振荡的抑制影响有限。基于这些结果,从门环设计的角度来看,增加 $R_g$ ,采用SiC MOSFET更高 $C_{gs}/C_{gd}$ 比率或增加外部并联栅源电容是抑制驱动脉冲振荡和避免器件杂散操作的有效方法。

where  $R$  represents  $R_{gs}$ ,  $25^\circ\text{C}$ ,  $T_{J1}$  and  $T_{J2}$  are two device datasheet. The curves from the device between  $T_J$  and device p

Tips: 可以直接将博士论文中图的中文用英文文本框盖住(盖住部分与原图的清晰度不同)

III. FREQUENCY-DOMAIN STUDIES

In Section II, the time-domain expressions of the power pulses are derived, including delay (described by delay time) and distortion (described by rise/fall time and damping sine functions). Based on the time-domain expressions, frequency-domain studies can be performed to investigate the frequency-related performance such as output THD and EMI. A pulse decomposition method is proposed in this section to quantitatively study the frequency-domain characteristics of




Fig. 10. Comparisons of drive pulses under different gate drive parameters. The turn-on transient is on the left, and the turn-off on the right. (a) Impact of  $R_g$ . (b) Impact of  $C_{gs}$ . (c) Impact of  $C_{gd}$ . (d) Impact of  $L_g$ .

the power pulses, considering all major impacts during switching transient including dead-time, delay, rise/fall, and oscillation. With the frequency-domain studies, more comprehensive

Chinese-English translation (the most demanding part of the workload)

从公式(3-2)和(3-3)可以看出,驱动脉冲振荡的频率和衰减系数与电磁能量脉冲的振荡过程一致,而振荡幅值则受电磁能量脉冲幅值  $I_m$  或  $V_m$  及驱动回路参数  $R_g$ ,  $C_{gs}$ ,  $C_{gd}$  及  $L_g$  影响。通过 Pspice 仿真及双脉冲实验结果,图3展示了主要驱动回路参数  $R_g$ ,  $C_{gs}$ ,  $C_{gd}$  及  $L_g$  对驱动脉冲振荡过程的影响。可以看到,在驱动脉冲的波形轨迹上,仿真和实验结果存在一定的偏差。这主要是由于实验测量结果受探头引入的杂散电感及器件内部栅极和源极杂散电感影响,而 Pspice 仿真结果并未考虑这一因素。而从影响规律方面,仿真和实验结果一致,即驱动脉冲的振荡幅值随着  $C_{gs}$  的增加而增加,随着  $R_g$  的增加而减小。而  $L_g$  主要从两个方面影响驱动脉冲的振荡幅值:一方面,增加  $L_g$  会抑制开关过程中的  $dI/dt$ , 从而抑制电磁能量脉冲的振荡幅值  $I_m$  和  $V_m$ ; 另一方面,增加  $L_g$  也会使  $I_g$  对  $dI/dt$  对驱动脉冲振荡的影响更显著。综合两方面因素,通过改变  $L_g$  对驱动脉冲振荡进行抑制的效果有限。

因此,通过对驱动回路的振荡过程进行等效电路分析,揭示了影响驱动回路振荡幅值的主要参数,并结合仿真和实验分析,总结了主要驱动回路参数对驱动电压振荡过程的影响规律。从设计层面,为了提高驱动稳定性角度,增加  $R_g$ , 提高  $C_{gs}/C_{gd}$  比例的 SiC MOSFET 或者在栅源极并联外部电容,是抑制驱动回路振荡的有效方法。

Screenshot directly, no need to draw your own picture




图7 驱动脉冲的波形对比(左边开通过程,右边关断过程)

3.2 三组脉冲关系的频域表征

在上一节中,从时域上对三组脉冲形态属性关系进行了定量表征,同时也将三组脉冲关系与系统性能(如电压、电流应力,开关损耗)联系起来。然而其他性能如系统输出 THD、EMI 等性能则与脉冲的频域特征有关。为了更全面地分析三组脉冲规律与系统性能之间的相互关系,本节重点分析控制脉冲与电磁能量脉冲在频域上的关系,在此基础上,分析不同延迟和畸变参数对于电磁能量脉冲频谱和系统性能的影响规律。

分析对象为半桥电路,所比较的控制脉冲和电磁能量脉冲如图 3.8 所示。将两个脉冲进行归一化处理后,所比较的控制脉冲可视为理想电磁能量脉冲。而所研究的实际电磁能量脉冲选择为桥臂输出脉冲,即桥臂下管的管压降,用  $v_{leg}$  表示,相应的频域表达式为  $V_{leg}(f)$ 。桥臂输出脉冲序列的频谱特性受调制频率  $T_m$ 、开关频率  $T_s$ 、占空比  $D$ 、死区  $t_d$ 、开通关断延迟和开关过渡过程(包括电压上升和下降时间及电压振荡)的影响。

分析的控制脉冲和功率脉冲如图11所示。控制脉冲  $v_{ctr}$  可以算是理想的方波。所研究的功率脉冲是半桥的输出电压脉冲,即下部开关的漏源电压,表示为  $v_{leg}$ 。在时域和  $V_{leg}(f)$  在频域中,其频谱取决于调制频率  $T_m$ 、开关频率  $T_s$  (切换周期  $1/T_s$ )、占空比  $D$ 、死区时间  $t_d$ 、导通/关断延迟、上升/下降时间和电压振荡。

在现有文献中,类似的方法已被用于分析有死区的PWM脉冲和PWM脉冲[39],但忽略了开关瞬态。在以下各部分中,综合考虑了死区时间、延迟时间和瞬态过程,以研究输出电压脉冲的频谱。为了方便起见,控制脉冲和功率脉冲经过归一化。

Direct use of images

Chinese-English translation

分析对象为半桥电路,所比较的控制脉冲和电磁能量脉冲如图 3.8 所示。将两个脉冲进行归一化处理后,所比较的控制脉冲可视为理想电磁能量脉冲。而所研究的实际电磁能量脉冲选择为桥臂输出脉冲,即桥臂下管的管压降,用  $v_{leg}$  表示,相应的频域表达式为  $V_{leg}(f)$ 。桥臂输出脉冲序列的频谱特性受调制频率  $T_m$ 、开关频率  $T_s$ 、占空比  $D$ 、死区  $t_d$ 、开通关断延迟和开关过渡过程(包括电压上升和下降时间及电压振荡)的影响。




图3.8 频域分析的研究对象

目前对脉冲进行频域分析的方法主要有直接 FFT 分析法,双重傅里叶积分法和脉冲分解法。其中直接 FFT 分析法需要首先通过仿真建模得到脉冲波形,再通过 FFT 计算其频谱。该方法简化了求解频域过程的数学推导,但仿真建模及 FFT 计算都会影响求解速度,计算精度也受仿真步长的影响。双重傅里叶积分法适合于分析周期性调制所得到的脉冲的频谱,其相较于 FFT 计算的优点是提供脉冲频谱的解析解,但其缺点是通用性不强<sup>[39]</sup>。而脉冲分解法是通过将脉冲进行分解,求分解后各个脉冲的傅里叶变换,叠加得到整个脉冲的频谱,是一种对脉冲频谱的直接计算方法,不依赖于周期性调制方法,通用性更强<sup>[39]</sup>。基于脉冲分解的频域

Chinese-English translation






Fig. 11. Studied control pulse and power pulse in frequency-domain studies. The control pulse  $u_c$  can be regarded as an ideal square wave. The studied power pulse is the output voltage pulse of the half bridge, namely the drain-source voltage of the lower switch, denoted as  $u_{ds}$  in time-domain and  $V_{ds}(f)$  in frequency-domain. Its frequency spectrum is dependent on modulation frequency  $f_m$ , switching frequency  $f_s$  (switching period  $T_s = 1/f_s$ ), duty cycle  $D$ , dead-time  $t_d$ , turn-on/off delay, rise/fall time, and voltage oscillation. Here we only focus on PWM and assume a constant switching frequency of the converter for simpler derivations of the frequency-domain analytical expressions. Other modulations such as pulse frequency modulation (PFM) and pulse amplitude modulation (PAM) and more advanced variable-frequency control strategies are beyond the scope of this article.

The analyzed control pulse and power pulse are illustrated in Fig. 11. The control pulse  $u_c$  can be regarded as an ideal square wave. The studied power pulse is the output voltage pulse of the half bridge, namely the drain-source voltage of the lower switch, denoted as  $u_{ds}$  in time-domain and  $V_{ds}(f)$  in frequency-domain. Its frequency spectrum is dependent on modulation frequency  $f_m$ , switching frequency  $f_s$  (switching period  $T_s = 1/f_s$ ), duty cycle  $D$ , dead-time  $t_d$ , turn-on/off delay, rise/fall time, and voltage oscillation. Here we only focus on PWM and assume a constant switching frequency of the converter for simpler derivations of the frequency-domain analytical expressions. Other modulations such as pulse frequency modulation (PFM) and pulse amplitude modulation (PAM) and more advanced variable-frequency control strategies are beyond the scope of this article.

The studies are performed based on pulse decomposition, guaranteed by the linearity of the Fourier transformation, as shown in the following equation:

$$\mathcal{F}\left[\sum_{i=1}^N A_i f_i(t)\right] = \sum_{i=1}^N A_i F_i(\omega). \quad (9)$$

In the available literature, similar methods have been used to analyze ideal PWM pulses and PWM pulses with dead-time [29]; however, ignoring the switching transient. In the following parts, dead-time, delay time, and transient process are comprehensively considered to study the frequency spectrum of the output voltage pulse. The control and power pulses are normalized for convenience:

A. Frequency Spectrum of Ideal Power Pulse

When ignoring dead-time, delay, and switching transient, namely, studying an ideal power pulse, the frequency spectrum will be identical to that of the control pulse. Such a situation is studied first in this section. A PWM pulse, taking trailing-edge PWM (TEPWM) as an example [40], can be decomposed into a square wave with 50% duty cycle, defined as  $p_{CTE}$ , plus a pulse sequence related to the modulation signal, defined as  $p_{CTE}$ .

$$p_{ds,TE}(t) = p_{CTE}(t) \pm p_{CTE}(t). \quad (10)$$

The time-domain and frequency-domain expressions of  $p_{CTE}$  are given as

$$p_{CTE}(t) = \sum_{k=-\infty}^{\infty} [u(t - kT_s) - u(t - kT_s - T_s/2)] \quad (11)$$

$$p_{CTE}(f) = \sum_{k=-\infty}^{\infty} \frac{2}{j(2k+1)} \delta[f - (2k+1)f_s] \pm \pi \delta(f) \quad (12)$$

当忽略死区时间、延迟和开关瞬态时，即研究理想功率脉冲时，频谱将与控制脉冲的频谱相同。本节首先研究这种情况，以后沿PWM (TEPWM) 为例[40]，PWM脉冲可以分解为占空比为50%的方波，定义为 $p_{CTE}$ ，加上与调制信号相关的脉冲序列，定义为 $p_{CTE}$ 。  
 时域和频域表达式 $p_{CTE}$ 给出为  
 哪里 $u$ 是单位阶跃函数，并且 $\delta$ 是单位脉冲函数。时域和频域表达式 $p_{CTE}$ 给出为：  
 哪里 $k$ 是PWM脉冲的脉冲宽度 $k$ 第期，然后可以计算出理想功率脉冲的频谱

死区时间和延迟、上升/下降时间和有功功率脉冲振荡的影响可以用 $e_1(t)$ 、 $e_2(t)$ 和 $e_3(t)$ ，如图12所示。 $e_1(t)$ 是介于 $\pm 1$ 之间的矩形脉冲，用于描述死区时间和延迟。 $e_2(t)$ 是介于 $\pm 1$ 之间的锯齿脉冲，描述上升/下降时间。 $e_3(t)$ 是描述振荡的阻尼正弦脉冲。  
 考虑到所有这些非理想因素，输出电压脉冲的最终表达式为




Fig. 12. Decomposition of the power pulse.

where  $u$  is the unit step function and  $\delta$  is the unit impulse function. The time-domain and frequency-domain expressions of  $p_{CTE}$  are given as

$$p_{CTE}(t) = \sum_{k=-\infty}^{\infty} [u(t - kT_s) - u(t - kT_s - T_s/2)] \quad (13)$$

$$p_{CTE}(f) = \sum_{k=-\infty}^{\infty} \frac{2}{j(2k+1)} \delta[f - (2k+1)f_s] \pm \pi \delta(f) \quad (14)$$

where  $T_s$  is the pulsewidth of the PWM in the  $k$ th period. Then the frequency spectrum of ideal power pulse can be calculated with

$$p_{ds,TE}(f) = p_{CTE}(f) \pm p_{CTE}(f). \quad (15)$$

B. Frequency Spectrum of Real Power Pulse

The impact of dead-time and delay, rise/fall time, and oscillation in real power pulse can be described with  $e_1(t)$ ,  $e_2(t)$ , and  $e_3(t)$ , respectively, as shown in Fig. 12.  $e_1(t)$  is a rectangular pulse between  $\pm 1$  describing dead-time and delay.  $e_2(t)$  is a sawtooth pulse between  $\pm 1$  describing rise/fall time.  $e_3(t)$  is a damping sine pulse describing oscillation.

Considering all these nonideal factors, the final expression of the output voltage pulse is given as

$$p_{ds,TE}(t) = p_{CTE}(t) \pm p_{CTE}(t) + e_1(t) + e_2(t) + e_3(t). \quad (16)$$

Chinese-English translation

Chinese-English translation

目前，已有文献基于脉冲分解法，主要对理想PWM脉冲<sup>[40]</sup>及含有死区的PWM脉冲<sup>[29]</sup>频谱进行了分析，并未考虑脉冲延迟和畸变的影响。接下来，本节将以半桥电路输出电磁能量脉冲序列为研究对象，综合考虑死区、延迟及开关过渡过程对输出脉冲频谱的影响。为了简化分析，对输出脉冲序列进行归一化处理，即认为输出脉冲的幅值在0、1之间。

3.2.1 理想电磁能量脉冲的频谱分析

不考虑死区、延迟和开关过渡过程时，理想电磁能量的频谱特性和控制脉冲的频谱特性一致。对任意PWM信号，可分解为占空比为50%的方波信号加上一个与调制信号有关的脉冲序列<sup>[40]</sup>，以下沿沿单边调制PWM (Trailing-edge PWM, TEPWM)为例，进行分析。有

$$V_{ds,TE}(t) = p_{CTE}(t) \pm p_{CTE}(t) \quad (3-6)$$

其中 $p_{CTE}(t)$ 的表达式及其傅里叶变换为

53

第三章 三相脉冲关系的规律研究

$$p_{CTE}(t) = \sum_{k=-\infty}^{\infty} [u(t - kT_s) - u(t - kT_s - T_s/2)] \quad (3-7)$$

$$p_{CTE}(f) = \sum_{k=-\infty}^{\infty} \frac{2}{j(2k+1)} \delta[f - (2k+1)f_s] \pm \pi \delta(f) \quad (3-8)$$

与调制信号有关的项 $p_{CTE}(t)$ 的表达式和傅里叶变换为

$$p_{CTE}(t) = \sum_{k=-\infty}^{\infty} [u(t - kT_s) - u(t - kT_s - T_s/2)] \quad (3-9)$$

$$p_{CTE}(f) = \sum_{k=-\infty}^{\infty} \frac{1}{-j2\pi f} [e^{j2\pi f T_s/2} - e^{j2\pi f T_s}] - e^{j2\pi f T_s/2} \delta(f) \quad (3-10)$$

其中 $T_s$ 为第 $k$ 个开关周期的控制脉冲的脉宽。因此，对于一般性的调制信号，理想电磁能量脉冲的频谱为

$$V_{ds,TE}(f) = p_{CTE}(f) \pm p_{CTE}(f) \quad (3-11)$$

3.2.2 实际电磁能量脉冲的频谱分析

与理想电磁能量脉冲相比，实际电磁能量脉冲要考虑死区、延迟及开关过渡过程的影响。分别用脉冲 $e_1(t)$ 、 $e_2(t)$ 和 $e_3(t)$ 来表征这些非理想因素的影响，如图3.9所示。其中 $e_1(t)$ 是由死区和延迟引起，幅值为 $\pm 1$ 的矩形波脉冲序列； $e_2(t)$ 是由电压上升、下降时间引起，幅值为 $\pm 1$ 的锯齿波脉冲序列； $e_3(t)$ 是由电压振荡引起的衰减正弦脉冲序列。考虑这些非理想因素后，最终得到的桥臂输出电压

$$V_{ds,TE}(t) = p_{CTE}(t) \pm p_{CTE}(t) + e_1(t) + e_2(t) + e_3(t) \quad (3-12)$$

对 $e_1(t)$ 求其傅里叶变换，得到

$$E_{1,TE}(f) = \sum_{k=-\infty}^{\infty} \frac{1}{-j2\pi f} [e^{j2\pi f(t_0 + kT_s)} - e^{j2\pi f(t_0 + kT_s + \Delta t_1)} - e^{j2\pi f(t_0 + kT_s + \Delta t_2)} + e^{j2\pi f t_0}] \quad (3-13)$$

其中 $t_0 = kT_s$ ， $t_{s0} = kT_s + \tau_{ds}$ ， $\Delta t_1$ 和 $\Delta t_2$ 的表达式如(3-14)所示， $\sigma(t)$ 是选择函数，即 $\sigma(t) = 1$  ( $t > 0$ )，否则 $\sigma(t) = 0$ 。

54

第三章 三相脉冲关系的规律研究




图3.9 电磁能量脉冲的分解图示

$$\begin{cases} \Delta t_1 = t_{on} + \sigma(t_0)(t_1 + t_{on} - t_{on}) \\ \Delta t_2 = t_1 + t_{on} + \sigma(t_2)(t_{on} - t_1 - t_{on}) \end{cases} \quad (3-14)$$

对 $e_2(t)$ 求其傅里叶变换，得到

$$E_{2,TE}(f) = \sum_{k=-\infty}^{\infty} \frac{e^{j2\pi f t_0}}{4\pi^2 f^2 T_s} (1 - j2\pi f T_s) - e^{j2\pi f t_0} \frac{1 - j2\pi f T_s}{4\pi^2 f^2 T_s} \quad (3-15)$$

其中 $t_{1k}$ 和 $t_{2k}$ 分别为第 $k$ 个开关周期内，桥臂输出电压脉冲的上升沿和下降沿起始时刻。有 $t_{1k} = t_{0k} + \Delta t_{1k}$ ， $t_{2k} = t_{0k} + \Delta t_{2k}$ ， $t_{1k}$ 和 $t_{2k}$ 分别表示该开关周期内的电压上升和下降时间。

对于 $e_3(t)$ ，首先分析上升沿和下降沿两处振荡的参数表达式。脉冲上升沿的振荡是来自回路杂感 $L_{loop}$ 和管结电容 $C_{oss} + C_{\pi}$ 的串联谐振，因此有归一化后的 $V_{on1k} = V_{puls1k}/V_{DC} - 1$ ，其中 $V_{puls1k}$ 为下管关断时电压的尖峰幅值，振荡频率为 $\omega_{on1k} = 1/\sqrt{L_{loop}(C_{oss} + C_{\pi})}$ ，衰减系数 $\alpha_1 = R_p/2L_{loop}$  (这里忽略了桥臂上管的导通电阻)，而脉冲下降沿的振荡发生在 $L_{loop}$ 和上管结电容的串联谐振，此时下管呈导通状态。

55

3.2.2 实际电磁能量脉冲的频谱分析

与理想电磁能量脉冲相比，实际电磁能量脉冲要考虑死区、延迟及开关过渡

Chinese-English translation

Just translate the legend to English



过程的影响。分别用脉冲  $e_1(t)$ ,  $e_2(t)$  和  $e_3(t)$  来表征这些非理想因素的影响。如图 3-9 所示, 其中  $e_1(t)$  是由死区和延迟引起, 幅值为  $\pm 1$  的矩形脉冲序列,  $e_2(t)$  是由电压上升、下降时间引起, 幅值为  $\pm 1$  的锯齿脉冲序列,  $e_3(t)$  是由电压振荡引起的衰减正弦脉冲序列。考虑这些非理想因素后, 最终得到的桥臂输出电压

$$v_{out}(t) = p_{TE}(t) + p_{TE}(t) - e_{1TE}(t) - e_{2TE}(t) - e_{3TE}(t) \quad (3-12)$$

对  $e_{1TE}(t)$  求其傅里叶变换, 得到

$$E_{1TE}(f) = \sum_{k=-\infty}^{\infty} \frac{1}{2\pi f} [e^{-j2\pi f t_{10}} - e^{-j2\pi f t_{20}} - e^{-j2\pi f t_{10}} + e^{-j2\pi f t_{20}}] f \neq 0 \quad (3-13)$$

其中  $t_{10} = kT_s$ ,  $t_{20} = kT_s + \Delta t_{1k}$  和  $\Delta t_{2k}$  的表达式如(3-14)所示,  $\sigma(t)$  是选择函数, 即  $\sigma(t) = 1 (t > 0)$ , 否则  $\sigma(t) = 0$ 。




图 3-9 电磁能量脉冲的分解图示

$$\begin{cases} \Delta t_{1k} = t_{on} + \sigma(t_{1k})(t_{1k} - t_{on} - t_{off}) \\ \Delta t_{2k} = t_{off} + \sigma(t_{2k})(t_{off} - t_{1k} - t_{on}) \end{cases} \quad (3-14)$$

对  $e_2(t)$  求其傅里叶变换, 得到

$$E_{2TE}(f) = \sum_{k=-\infty}^{\infty} \frac{1}{4\pi^2 f^2} [e^{-j2\pi f t_{1k}} - e^{-j2\pi f t_{2k}} - e^{-j2\pi f t_{1k}} + e^{-j2\pi f t_{2k}}] f \neq 0 \quad (3-15)$$

其中  $t_{1k}$  和  $t_{2k}$  分别为第  $k$  个开关周期内, 桥臂输出电压脉冲的上升沿和下降沿起始时刻, 有  $t_{1k} = t_{on} + \Delta t_{1k}$ ,  $t_{2k} = t_{off} + \Delta t_{2k}$ ,  $t_{on}$  和  $t_{off}$  分别表示该开关周期内的电压上升和下降时间。

对于  $e_3(t)$ , 首先分析上升沿和下降沿两处振荡的参数表达式。脉冲上升沿的振荡是来自回路杂散电感  $L_{stray}$  和寄生电容  $C_{oss} + C_{tr}$  的串联谐振, 因此有归一化后的  $V_{out1} = V_{peak1} / V_{dc} = 1$ , 其中  $V_{peak1}$  为下管关断时电压的尖峰电压, 振荡频率为  $\omega_{01} = 1 / \sqrt{L_{stray}(C_{oss} + C_{tr})}$ , 衰减系数  $\alpha_1 = R_{tr} / 2L_{stray}$  (这里忽略了桥臂上管的导通电阻)。而脉冲下降沿的振荡发生在  $L_{stray}$  和上管寄生电容的串联谐振, 此时下管呈导通状态。

因此可认为  $V_{out2} \approx 0$ , 因此, 可只分析上升沿处的电压振荡, 求其傅里叶变换得到

$$E_{3TE}(f) = \sum_{k=-\infty}^{\infty} \frac{V_{out1} \alpha_1 e^{-j2\pi f t_{1k}}}{(\alpha_1 + j2\pi f) + \omega_{01}^2} \quad (3-16)$$

因此, 对于一般性调制信号, 实际电磁能量脉冲的频谱为

$$V_{outTE}(f) = P_{TE}(f) + P_{TEP}(f) - E_{1TE}(f) - E_{2TE}(f) - E_{3TE}(f) \quad (3-17)$$

### 3.2.3 周期调制信号分析

以上分析针对的是一般调制信号下电磁能量脉冲频谱的计算方法, 当调制信号为周期信号时, 可只对一个调制周期内的信号进行分析。设调制信号周期为  $T_0$ , 载波周期为  $T_s$  且有  $T_0 = mT_s$ , 其中  $m$  为整数, 对于  $m$  为非整数情况, 可按  $pT_s = qT_0$  处理, 其中  $p, q$  为整数。此时, 对于一般性的周期调制信号, 有电磁能量脉冲频谱的计算公式为

$$V_{outTEP}(f) = P_{TE}(f) + P_{TEP}(f) - E_{1TEP}(f) - E_{2TEP}(f) - E_{3TEP}(f) \quad (3-18)$$

其中周期性调制信号频谱可由非周期信号频谱计算得到, 即

$$F_{\sigma}(f) = \frac{2\pi}{pT_s} \sum_{l=-\infty}^{\infty} F(f) |_{f=f_0 + l} \delta(f - f_0) \quad (3-19)$$

其中  $F(f)$  代表公式(3-10), (3-13), (3-15)及(3-16), 在周期信号调制时,  $F(f)$  中的  $k$  的取值为  $0 \sim q-1$ , 其中  $m$  为整数时, 有  $p = 1, q = m$ 。

### 3.2.4 仿真及实验验证

以正弦调制信号  $x(t) = M \sin(2\pi f_0 t)$  为例, 其中  $M = 0.9, f_0 = 1 \text{ kHz}$ 。载波信号幅值为  $\pm 1$ , 频率  $f_s = 100 \text{ kHz}$  的锯齿波信号。通过 MATLAB 仿真得到归一化后的理想电磁能量脉冲, 经 FFT 计算后得到频谱结果, 与按公式(3-11)得到的频谱结果的对比如图 3.10 所示。从图中可以看出, FFT 计算结果受仿真步长的影响, 步长越小, 与公式计算结果吻合, 这也进一步验证了公式计算的准确性。

考虑死区因素影响, 死区时间  $t_{de} = 100 \text{ ns}$ , 负载功率因数为 0.8, 电路工作在 TEC (two even crossover) 模式, 即在一个调制周期内, 负载电流  $i_a$  的方向改变两次。而对于非 TEC 模式, 则需考虑负载电流  $i_a$  的高频谐波分量, 具体分析可参考文献[92], 这里不再赘述。桥臂输出电磁能量脉冲序列的 FFT 分析及公式(3-18)计算结果如图 3.11 (a)所示, 两者计算结果相一致。同时, 不同死区时间下公式计算得到的电磁能量脉冲序列的频谱如图 3.11 (b)所示, 可以看出随着死区时间

## Direct screenshot of images

的增加, 输出电磁能量脉冲的基带谐波分量和边带谐波分量相应增加, 而对高频 ( $> 1 \text{ MHz}$ ) 分量的影响可以忽略。




图 3.10 理想电磁能量脉冲的频谱



The Fourier transformation of  $e_{1TE}(t)$  provides the equation

$$E_{1TE}(f) = \sum_{k=-\infty}^{\infty} \frac{1}{2\pi f} [e^{-j2\pi f t_{10}} - e^{-j2\pi f t_{20}} - e^{-j2\pi f t_{10}} + e^{-j2\pi f t_{20}}] f \neq 0 \quad (17)$$

where  $t_{10} = kT_s$  and  $t_{20} = kT_s + \Delta t_{1k}$ . The expressions of  $\Delta t_{1k}$  and  $\Delta t_{2k}$  are given in the following equation.  $\sigma(t)$  is a selector, where  $\sigma(t) = 1 (t > 0)$ , otherwise  $\sigma(t) = 0$

$$\begin{cases} \Delta t_{1k} = t_{on} + \sigma(t_{1k})(t_{1k} - t_{on} - t_{off}) \\ \Delta t_{2k} = t_{off} + \sigma(t_{2k})(t_{off} - t_{1k} - t_{on}) \end{cases} \quad (18)$$

The Fourier transformation of  $e_{2TE}(t)$  provides the equation

$$E_{2TE}(f) = \sum_{k=-\infty}^{\infty} \frac{1}{4\pi^2 f^2} [e^{-j2\pi f t_{1k}} - e^{-j2\pi f t_{2k}} - e^{-j2\pi f t_{1k}} + e^{-j2\pi f t_{2k}}] f \neq 0 \quad (19)$$

where  $t_{1k}$  and  $t_{2k}$  are the start time instant of the rising edge and the falling edge of the output voltage pulse in the  $k$ th switching cycle, respectively.  $t_{1k} = t_{on} + \Delta t_{1k}$  and  $t_{2k} = t_{off} + \Delta t_{2k}$ ,  $t_{on}$  and  $t_{off}$  are the rising and falling time of the voltage waveform in the  $k$ th switching cycle.

For  $e_{3TE}(t)$ , the expressions of the oscillation parameters are derived first. The oscillation during the rising edge results from the series resonance of the power loop stray inductance  $L_{stray}$  and the junction capacitance of the lower switch  $C_{oss2} + C_{tr}$ . The normalized amplitude is given as  $V_{out1} = V_{peak1} / V_{dc} = 1$ , where  $V_{peak1}$  is the peak voltage of the lower switch during the turn-off transient. The oscillation frequency is given as:  $\omega_{01} = 1 / \sqrt{L_{stray}(C_{oss2} + C_{tr})}$ , and the damping ratio is given as  $\alpha_1 = R_{tr} / 2L_{stray}$ , where the ON-state resistance of the upper switch is ignored here. As for the falling-edge oscillation which is due to the series resonance of  $L_{stray}$  and the junction capacitance of the upper switch, the lower switch is in ON-state and therefore  $V_{out2} \approx 0$ . As a result, only the rising-edge oscillation has to be considered. The Fourier transformation of  $e_{3TE}(t)$  is given as

$$E_{3TE}(f) = \sum_{k=-\infty}^{\infty} \frac{V_{out1} \alpha_1 e^{-j2\pi f t_{1k}}}{(\alpha_1 + j2\pi f) + \omega_{01}^2} \quad (20)$$

Then, the general form of the frequency spectrum of the power pulse is given as

$$v_{outTE}(f) = P_{TE}(f) + P_{TEP}(f) - E_{1TE}(f) - E_{2TE}(f) - E_{3TE}(f) \quad (21)$$

### C. Case Study

To verify the proposed frequency-domain analysis, a sine wave  $x(t) = M \sin(2\pi f_0 t)$  is selected as a modulation signal, where  $M = 0.9$  and  $f_0 = 1 \text{ kHz}$ . The carrier signal is 100-kHz sawtooth signal between  $\pm 1$ . The ideal PWM pulse




Fig. 13. Comparisons of the frequency spectrum of ideal power pulse between the FFT calculation of MATLAB simulated results and the proposed equation results. (a) Full frequency spectrum. (b) Zoomed-in view near the switching frequency.




Fig. 14. Frequency spectrum of power pulse with dead-time. (a) Comparisons between the FFT calculation of MATLAB simulated results and the proposed equation results. (b) Spectrums with different dead-time.

is studied first. The frequency spectrum is calculated with both the derived equation (15), and with MATLAB simulations together with fast Fourier transform (FFT) calculations. Because here we first focus on ideal-switch-based spectrum, the MATLAB model uses the ideal switch model without switching transients. The results are compared in Fig. 13. It is shown that the MATLAB simulated results with FFT calculations converge to the equation calculated results when decreasing the FFT step-size, which attests to the accuracy of the derived equation.

Next, the impact of dead-time is taken into account. Assume a dead-time of  $t_{de} = 100 \text{ ns}$ , and a 0.8 power factor of the load. Similarly, the calculated results with the proposed equation are compared with the FFT results of the MATLAB simulation, which are in good agreements, as shown in Fig. 14(a). Still, the MATLAB device model is ideal-switch model without switching transients. Meanwhile, different frequency spectrums with different dead-time are shown in Fig. 14(b). With the increase of dead-time, the baseband and sideband harmonics increase correspondingly, while the high-frequency ( $> 1 \text{ MHz}$ ) harmonics remain largely unchanged.

The impact of delay time on the output frequency spectrum is similar to that of dead-time, and is dependent on the difference between  $t_{on}$  and  $t_{off}$ . Assume  $t_{off} = 90 \text{ ns}$ . The value of  $t_{de}$  is dependent on the load current, as shown in Fig. 15(a). The frequency spectrums with different turn-off delay are shown in Fig. 15(b), which are similar to the results in Fig. 14(b).

Finally, the impact of transient process including rising/falling and oscillation is studied. The device parameters used in the studies are summarized in Table II. Some of these values including the junction capacitances, MOS transconductance, and threshold voltage are extracted from the

Chinese-English Translation (Translation of the whole paragraph, the translation is too long, you can read it on the Internet)

Chinese-English Translation (Translation of the whole paragraph, the translation is too long, you can read it on the Internet)




图3.11 考虑死区后电磁能量脉冲的频谱




图3.12 考虑延迟后电磁能量脉冲的频谱

延迟对输出电磁能量脉冲频谱的影响和死区相似，其影响因素与  $t_{on}$  和  $t_{off}$  之差有关。在案例分析中，选择  $t_{on} = 90 \text{ ns}$ ， $t_{off}$  与负载电流  $i_o$  有关，图 3.12 (a) 展示了  $t_{off}$  与  $i_o$  的关系。图 3.12 (b) 比较了不同  $t_{off}$  下的电磁能量脉冲频谱。其影响规律同死区时间相似，即主要影响电磁能量脉冲频谱的基带和边带谐波。




图3.11 考虑死区后电磁能量脉冲的频谱

图3.12 考虑延迟后电磁能量脉冲的频谱

延迟对输出电磁能量脉冲频谱的影响和死区相似，其影响因素与  $t_{on}$  和  $t_{off}$  之差有关。在案例分析中，选择  $t_{on} = 90 \text{ ns}$ ， $t_{off}$  与负载电流  $i_o$  有关，图 3.12 (a) 展示了  $t_{off}$  与  $i_o$  的关系。图 3.12 (b) 比较了不同  $t_{off}$  下的电磁能量脉冲频谱。其影响规律同死区时间相似，即主要影响电磁能量脉冲频谱的基带和边带谐波。

第三章 三组脉冲关系的规律研究

接下来考虑开关过渡过程（主要包括电压上升下降时间和电压振荡部分）对电磁能量脉冲频谱的影响。首先将公式(3-18)计算结果同实验结果进行对比，如图 3.13 所示。其中实验波形为图 2.16 所示的不同驱动电阻下的实验波形。实验波形频谱为根据实验波形进行 FFT 计算及归一化处理后得到的结果。而对于公式计算频谱，则首先根据实验波形提取不同驱动电阻下的电压上升时间  $t_r$ 、电压下降时间  $t_f$  及电压振荡参数  $V_{on}$ 、 $\omega_{on}$  及  $\alpha$ ，然后代入公式(3-18)得到频谱计算结果。




图3.13 考虑开关过渡过程后电磁能量脉冲频谱实验结果和公式计算结果对比

从图 3.13 可以看出，公式计算频谱与实验波形频谱较为吻合。其中在高频处的频谱有一定偏差，主要是由于实验波形电压上升、下降过程的非线性及测量噪声所致。

回到所研究的案例，图 3.14 (a) 展示了不同电压上升、下降时间时的电磁能量脉冲频谱。图 3.14 (b) 展示了不同电压振荡幅值下的电磁能量脉冲频谱。其中  $t_r = 38 \text{ ns}$  及  $t_f = 24 \text{ ns}$  是 SiC MOSFET CMF20120D 数据手册<sup>[84]</sup>中给出的电压上升、下降时间的典型值。从图中可以看到，电压上升、下降时间主要影响电磁能量脉冲高频处的频谱衰减速度，电压上升、下降时间越大，电磁能量脉冲的高频衰减越快。而电压振荡主要影响振荡频率附近的频谱幅值，与电压振荡幅值呈正相关。




图3.14 不同  $t_r$  和  $t_f$  (a) 不同  $V_{on}$  (b)

第三章 三组脉冲关系的规律研究

SHI et al.: TIME-DOMAIN AND FREQUENCY-DOMAIN ANALYSIS OF SiC MOSFET SWITCHING TRANSIENTS




Fig. 15. Frequency spectrum of power pulse with delay time. (a) Turn-on and turn-off delay time with different load current. (b) Spectrums with different turn-off delay.

TABLE II  
DEVICE AND CIRCUIT PARAMETERS IN THE FREQUENCY-DOMAIN STUDIES CONSIDERING SWITCHING TRANSIENTS

Component	Parameter	Value	Parameter	Value
Main Circuit	$I_{nom}$	100 A	$I_a$	12 A
	$I_{lim}$	1 mH	$R_a$	5 Ω
	$V_{DC}$	20 V	$V_{in}$	-5 V
	$R_g$	10~25 Ω	$C_{in}$	1443 pF
Gate Driver	$R_g$	10~25 Ω	$C_{in}$	1443 pF
	$C_{in}$	107 pF	$C_{out}$	1902 pF
	$C_{out}$	1902 pF	$R_{on}$	0.08 Ω
	$R_{on}$	0.08 Ω	$V_{gs}$	15 V
SiC MOSFET (CMF 20120D)	$R_{on}$	0.08 Ω	$V_{gs}$	15 V
	$V_{gs}$	15 V	$V_{th}$	4.4 V
	$V_{th}$	4.4 V	$C_{gs}$	2400 pF
	$C_{gs}$	2400 pF	$C_{gd}$	100 pF
SiC SBD (CSD 30120D)	$C_{gs}$	2400 pF	$C_{gd}$	100 pF
	$C_{gd}$	100 pF	$C_{db}$	2400 pF




Fig. 16. Frequency spectrum of power pulse considering switching transient. Comparison of experiment and proposed equation for different  $R_g$  values.

device datasheet with the methods introduced in [20]. Other values such as the power-loop stray inductances are extracted from the experimental measured waveforms with the methods introduced in [41]. The gate driver parameters in the model (drive voltages and resistance) are in accordance with the experimental setup design. With the parameters in Table II

Chinese-English Translation (Translation of the whole paragraph, the translation is too long, you can read it on the Internet)

Direct screenshot of images

Direct screenshot of images

Chinese-English Translation

Direct screenshot of images



the rise/fall time, peak voltage/current, and oscillation parameters used in (12)-(15) can be calculated, so that the model results can be compared with the experimental results.

The comparisons of the proposed method with the experimental results are shown in Fig. 16. Here the experimental results do not directly come from the measurement of the EMI spectrum. Instead, we measure the device voltage  $v_{ds}$  (namely, the power pulse) during the switching transients, and

is summarized in Table III.

The relationships in Table III and the quantitative analysis above can guide and optimize the practical device-level design. For different design goals, different factors should be highlighted. For example, to decrease the output distortion (THD), dead-time and delay time should be focused, and their quantitative impacts on low-frequency EMI (signal and carrier band) can be evaluated with the frequency-domain methods presented in Section III, and based on which, the dead-time

图3.14 考虑关过渡过程后电磁能量脉冲的频谱

第3章 三组脉冲关系的规律研究

对于DEPWM, 有

$$P_{c,DE}(f) = \sum_{k=-\infty}^{\infty} \frac{2(-1)^{k+1}}{2k+1} \delta[f - (2k+1)f_c] + \pi\delta(f) \quad (3-23)$$

Chinese-English Translation

$$P_{s,DE}(f) = \begin{cases} \sum_{k=-\infty}^{\infty} \frac{e^{-j2\pi f(kT_s + \tau_{1k})} - e^{-j2\pi f(kT_s + \tau_{2k})}}{-j2\pi f} \left[ 2j \sin\left(\frac{\pi f T_s}{2}\right) - e^{j2\pi f \tau_{1k}} + e^{-j2\pi f \tau_{2k}} \right], & f \neq 0 \\ \sum_{k=-\infty}^{\infty} \left( \tau_{1k} + \tau_{2k} - \frac{T_s}{2} \right), & f = 0 \end{cases} \quad (3-24)$$

$E_{1,DE}(f)$ ,  $E_{2,DE}(f)$  及  $E_{3,DE}(f)$  的计算公式与 TEPWM 的计算公式一致, 只需将参数  $t_{10}$  及  $t_{20}$  修正为  $t_{10} = (k+1/2)T_s - \tau_{1k}$ ,  $t_{20} = (k+1/2)T_s + \tau_{2k}$ .

Chinese-English Translation

3.2.6 频域影响规律总结及应用

在小节 3.2.4 中, 结合案例通过仿真和实验波形对电磁能量脉冲的频谱计算方法进行了验证, 同时分析了不同因素对电磁能量脉冲频谱的影响规律。若将电磁能量脉冲的频谱按频段划分为信号频段 ( $f_0 \leq f < f_c$ )、载波频段 ( $f_c \leq f < 10f_c$ ) 及 EMI 频段 ( $f > 10f_c$ ), 则死区和延迟主要影响的是信号频段和载波频段, 而开关过渡过程则主要影响 EMI 频段。

所提电磁能量脉冲的频域表征方法提供了一种考虑脉冲延迟和畸变关系的、对电磁能量脉冲频谱进行表征的定量分析方法。通过分析死区、延迟及开关过渡过程对电磁能量脉冲频谱的影响规律, 可以根据研究问题所处频段, 选择相关的非理想因素进行考虑, 进而避免过于简单或复杂的分析建模。比如若研究 THD, 则主要与信号频段及载波频段内的频谱有关, 因此, 可只考虑死区和延迟, 而无需考虑开关过渡过程。而若要研究系统的 EMI 特性, 则需考虑电磁能量脉冲的开关过渡过程。

3.3 三组脉冲关系表征的应用研究

在 3.1 和 3.2 节中分别从时域和频域, 对三组脉冲的关系进行表征, 进而更全面地对三组脉冲之间的传递规律及其对系统性能的影响进行定量分析。表 3.2 列举了主要脉冲关系及其对系统性能的影响, 并总结了相应的定量分析方法。

第3章 三组脉冲关系的规律研究

表3.2 三组脉冲关系及与系统性能关系的定量分析

形态属性分析		与系统性能关系		
三组脉冲关系	参数表征	定量分析方法	描述	定量分析方法
死区	$t_d$	控制算法给定	输出波形质量 (THD)	频谱分析方法
开通、关断延迟	$\tau_{on}, \tau_{off}$	开关瞬态分析模型	输出波形质量 (THD)	频谱分析方法
电压上升、下降时间	$t_{vu}/t_{vd}$	开关瞬态分析模型	输出波形的高频频谱 (EMI)	频谱分析方法
电流上升、下降时间	$t_{vi}/t_{di}$	开关瞬态分析模型	电压与电流尖峰	开关瞬态分析模型
电压、电流尖峰	$V_{peak}/I_{peak}$	开关瞬态分析模型	开关损耗	开关损耗分析模型
电压、电流振荡	$V_{osc}/I_{osc}, \omega_{osc}/\omega_{osc(i)}$	开关瞬态分析模型	装置电压、电流等级	开关瞬态分析模型
			输出波形的高频频谱 (EMI)	频谱分析方法

在表 3.2 所列脉冲关系中, 死区和延迟主要影响输出波形质量, 可通过控制算法进行补偿。而电压、电流的上升、下降时间及电压、电流尖峰主要带来开关损耗、器件应力及 EMI 等问题, 要通过电磁能量脉冲的畸变关系进行控制以改善这些系统性能, 是一个多参数耦合的多目标优化问题。对于这类问题, 现代优化算法是有效的解决方法, 但不能揭示出系统参数对这些系统性能的影响规律, 所得到的优化结果也不具有普适性。因此, 本节将抓住电磁能量脉冲的主要瞬态行为, 分析比较系统可控参数对主要瞬态行为及系统性能的影响规律, 进而总结提炼出对电磁能量脉冲瞬态行为进行控制的一般规律。


3.3.1 驱动回路参数对脉冲规律的影响

从表 3.2 中对电磁能量脉冲畸变关系的表征可以看出, 电磁能量脉冲的畸变关系均受开通和关断过程中  $dv/dr$  和  $di/dr$  的影响, 其中电压、电流上升和下降时间与  $dv/dr$  和  $di/dr$  直接相关, 电压、电流尖峰与  $di/dr$  正相关, 电压、电流振荡的幅值, 与电压、电流尖峰一致, 也与  $di/dr$  正相关。因此, 可以说器件开关过程中的  $dv/dr$  和  $di/dr$  是影响电磁能量脉冲畸变关系的主要参数。

Select a part of the table and translate it

Chinese-English Translation

第3章 三组脉冲关系的规律研究





Characteristic parameters	Impact on system performance
Dead-time	Output distortion (THD)
Turn-on/off delay	High-frequency EMI
Rising/falling process	Switching loss
Voltage/current spike	Capacity (voltage/current level)
Voltage/current oscillation	High-frequency EMI
	Spurious operation/gate-loop stability

and delay time can be compensated with control algorithms [12], [13] to improve the THD performance.

Another discussion to apply the above analyses in practical design is to optimize the switching loss (system efficiency), switching spikes, and high-frequency EMI. These goals are usually conflicted: faster transient leads to lower switching loss, but potentially higher spikes and more serious EMI. The analyses above provide methodologies to quantitatively optimize these goals by changing the gate resistance (Figs. 8(b) and 16) or adding extra capacitances [Fig. 8(a)-(d) to meet the required goals. Alternatively, AGC methods provide a promising solution to actively control the microsecond- and nanosecond-level switching transients in power electronics. The core idea of AGC methods is to adaptively control the  $di/dt$  and  $dv/dt$  during different stages in switching transient, so that the system performance can be improved. As a result, a significant issue is the controllability of the power pulse by adjusting gate drive parameters.

Fig. 18 demonstrates how well different gate parameters ( $R_g$ ,  $C_{gs}$ ,  $V_{CC}$ , and  $V_{FE}$ ) affect the  $dv/dt$  and  $di/dt$  of the power pulse. The results come from calculations with the analytical model proposed in [20]. The number on top of each subfigure shows the increased percentage when the parameter is changed from the minimum value to the maximum value (according to the direction of the black arrow). It can be observed that by changing  $R_g$ ,  $V_{CC}$ , and  $V_{FE}$ , the trends of the  $dv/dt$  and  $di/dt$  are more consistent, and can be a good choice to control the slew rate. Once  $di/dt$  and  $dv/dt$  are controlled, system performance including voltage and current spikes in (3), the amplitude of oscillation in Table I, and switching loss in Table III can be controlled correspondingly. Experiments are performed to study the impact of different gate drive parameters on transient spike and switching loss, and the results are shown in Fig. 19. A clear tradeoff can be observed between the transient spike and the switching loss.

To break the tradeoff by using only one set of gate drive parameters, the AGC method should perform online adjustment of the gate driver,  $R_g$ ,  $V_{CC}$ , and  $V_{FE}$  in particular, to combine both targets of decreasing switching loss and restricting transient spikes. The general idea is to divide the switching transient into different stages, and follow different strategies in different stages. As an illustration, for the target mentioned above, namely, to reduce the switching loss (improve system efficiency) without increasing the switching spikes, how the analyses in this article guide the AGC design is presented here. According to the time-domain analyses above, in hard-switching condition, the switching transient of gate insulated devices such as IGBT and MOSFET can be divided into delay stage,  $di/dt$  stage,  $dv/dt$  stage, and oscillation (or MOSFET) or tail (for IGBT) stage. The switching loss is negatively correlated with voltage/current slew rate, while the transient spike is positively correlated with it. As a result,




Fig. 18.  $dv/dt$  and  $di/dt$  of the power pulse under different gate drive parameters. (a) Different  $R_g$ , (b) Different  $C_{gs}$ , (c) Different  $V_{CC}$ , (d) Different  $V_{FE}$ .




Fig. 19. Controllability of the transient spike and the switching loss by adjusting gate drive parameters. (a) Different  $R_g$ , (b) Different  $C_{gs}$ , (c) Different  $V_{CC}$ , (d) Different  $V_{FE}$ .

presented here. According to the time-domain analyses above, in hard-switching condition, the switching transient of gate insulated devices such as IGBT and MOSFET can be divided into delay stage,  $di/dt$  stage,  $dv/dt$  stage, and oscillation (or MOSFET) or tail (for IGBT) stage. The switching loss is negatively correlated with voltage/current slew rate, while the transient spike is positively correlated with it. As a result,

Chinese-English Translation

Direct screenshot of images

Chinese-English Translation

Chinese-English Translation

Direct screenshot of images

Chinese-English Translation




图3.16 驱动回路参数对电磁能量脉冲 $dv/dt$ 及 $di/dt$ 的影响

利用第2章所提分析模型,可定量分析系统参数对 $dv/dt$ 及 $di/dt$ 的影响关系。这里 $dv/dt$ 指电压 $v_a$ 的变化率 $dv_a/dt$ , $di/dt$ 指电流 $i_a$ 的变化率 $di_a/dt$ 。图3.16比较了不同驱动回路参数( $R_g$ ,  $C_{gs}$ ,  $C_{gd}$ ,  $V_{CC}$ ,  $V_{FE}$ )对电磁能量脉冲 $dv/dt$ 及 $di/dt$ 的影响规律。图中以虚线标注了 $dv/dt$ 及 $di/dt$ 随驱动回路参数变化的规律,并以百分比的方式标识了 $dv/dt$ 及 $di/dt$ 的变化率。可以看出,通过改变 $R_g$ 及驱动电平( $V_{CC}$ 和 $V_{FE}$ ), $dv/dt$ 及 $di/dt$ 的变化率的一致性较好,而通过改变 $C_{gs}$ , $dv/dt$ 的变化率仅为 $di/dt$ 变化率的一半。对于 $C_{gd}$ , $dv/dt$ 与 $di/dt$ 的变化率之间的差异更为明显。因此,从可控性角度,

驱动电阻及驱动电平对于 $dv/dt$ 和 $di/dt$ 的影响规律具有较好的一致性。

另外,通过改变驱动回路参数,影响开关过程中的 $dv/dt$ 和 $di/dt$ ,会进一步影响系统器件应力和开关损耗。图3.17展示了实验测得的不同驱动回路参数下的器件应力和开关损耗,可以看到改变不同的驱动参数,器件应力和开关损耗之间均存在相互制约关系。




图3.17 驱动回路参数对器件应力及开关损耗的影响

通过分析驱动回路参数对开关过程 $dv/dt$ 及 $di/dt$ 的影响规律,反映出通过改变驱动参数对电磁能量脉冲的瞬态行为进行控制的有效性。然而,若在整个开关过程中保持驱动参数不变,即实现一种基于开关周期调节驱动参数的驱动回路控制方法,则仍然会面临器件应力与开关损耗的相互制约问题。而若根据开关过程的不同阶段来调节驱动回路参数,即主动驱动控制(Active gate control, AGC)方法,则有望实现降低器件应力和降低开关损耗的兼顾。

### 3.3.2 主动驱动控制的控制策略及其评估

主动驱动控制是一种在硬开关条件下,针对开关过程中的不同阶段,改变驱动回路参数,以对电磁能量脉冲轨迹进行控制,进而兼顾降低器件应力与降低开

Chinese-English Translation

关损耗的方法。目前主动驱动控制方法主要针对绝缘栅型功率半导体器件,如IGBT及MOSFET。硬开关条件下,IGBT及MOSFET的开关过程一般可分为延迟阶段、 $dv/dt$ 阶段、 $di/dt$ 阶段及振荡/拖尾阶段,如图3.18所示。




图3.18 硬开关条件下MOSFET/IGBT的开关过程阶段划分

通过表3.2可知,开关损耗主要与 $dv/dt$ 及 $di/dt$ 呈负相关,而器件应力(电压、电流尖峰)主要与 $di/dt$ 呈正相关。因此为了兼顾开关损耗与器件应力,主动驱动控制的一般性策略为对开关过程中的 $di/dt$ 阶段进行检测(一般通过共源极电感 $L_s$ 两端电压的反馈进行检测),在开关过程进入 $di/dt$ 阶段时,通过改变驱动回路参数,以抑制栅极电容充电过程,而在其他阶段,调节驱动回路参数以加快栅极电容充电过程。




Fig. 20. Experimental prototype of the AGD.




Fig. 21. Experimental results of the turn-off transient with AGD (solid line) and with CGD (dashed line).

an effective technique for AGC is to accelerate the switching transient to minimize the switching loss in all stages, except the  $d_i/d_r$  stage where the current slew rate should be restricted to avoid overshoot. For practical design, (3)–(5) provide quantitative supports to determine the gate drive parameters and AGC strategies.

As a verification of the proposed idea, AGC experiments are performed to drive a switch pair composed of SiC MOSFET C2M0080120D (1200 V, 36 A) and SiC SBD C4D10120D (1200 V, 38 A). The active gate driver (AGD) is implemented by adding a controlled current source (current mirror) in parallel with the conventional gate driver (CGD), controller by a complex programmable logic device (CPLD), as shown in Fig. 20. The comprehensive design of the AGD is beyond the scope of this article; instead, experimental results are provided in Fig. 21 to verify the analyses in this article. As shown in the results, during the turn-off transient, by accelerating the voltage rising before  $v_{ds}$  reaches dc-bus voltage (600 V) and slowing down the transient after it reaches 600 V the AGD manages to decrease both the switching loss (from 96.4 to 82.4  $\mu$ J) and the voltage spike (from 750 to 730 V) simultaneously, which breaks the conventional tradeoff in AGC strategy and the AGD implementation will be discussed in future work. The analyses and models in this article provide a quantitative methodology for the future studies on AGC.

#### V. CONCLUSION

This article studies the transmission of control, drive, and power pulses. Time-domain studies are provided first to derive the characteristic parameters of the delay and distortion. Theoretical, numerical, and experimental results are demonstrated to analyze the three pulses, with special emphasis on the gate-loop oscillation to guide gate drive design, ensure gate-loop stability and avoid the spurious operation of the switch. Based on the expressions from time-domain studies, a pulse decomposition method is proposed to study the frequency spectrum

of the power pulse considering all major transient factors, including dead-time, delay time, rise/fall time, voltage/current spikes, and oscillations. Experimental results are provided to verify the proposed method and the results, and the frequency-domain characteristics of the power pulse are analyzed and discussed. Finally, the impact of the delay and distortion on system performance is summarized, the controllability of the power pulse by adjusting gate-drive parameters is investigated, and the general idea of active gate drive is briefly discussed. This article provides a novel point of view to understand the high-speed switching transient from the transmission of pulses, and the demonstrated analyses and results are helpful in the study and design of AGC methods of gate insulated semiconductor devices.

#### ACKNOWLEDGMENT

The authors would like to thank Fuji Electric Company, Ltd., Tokyo, Japan, for all the support to this article.

#### REFERENCES

- [1] W. R. Erickson, *Fundamentals of Power Electronics*. Secaucus, NJ, USA: Kluwer, 2000.
- [2] Z. Zhao, D. Tan, and K. Li, "Transient behaviors of multilevel megawatt power electronics systems—Part I: Characteristics and analysis," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 7–17, Mar. 2019.
- [3] Z. Zhao, D. Tan, K. Li, and L. Yuan, "Transient behaviors of multilevel megawatt power electronics systems—Part II: Design techniques and practical applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 18–29, Mar. 2019.
- [4] M. R. Ahmed, R. Todd, and A. J. Forsyth, "Predicting SiC MOSFET behavior under hard-switching, soft-switching, and false turn-on conditions," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 9001–9011, Nov. 2017.
- [5] B. Shi, Z. Zhao, and Y. Zhu, "Piecewise analytical transient model for power switching device commutation time," *IEEE Trans. Power Electron.*, vol. 34, no. 6, pp. 5720–5736, Jun. 2019.
- [6] J. Wang, H. S.-H. Chung, and R. T.-H. Li, "Characterization and experimental assessment of the effects of parasitic elements on SiC MOSFET switching performance," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 573–589, Jan. 2013.
- [7] S. Safari, A. Costantini, and P. Wheeler, "Experimental study of parasitic inductance influence on SiC MOSFET switching performance in matrix converter," in *Proc. 15th Eur. Conf. Power Electron. Appl. (EPE)*, Lille, France, Sep. 2013, pp. 1–9.
- [8] Z. Chen, D. Boroyevich, and R. Burgos, "Experimental parametric study of the parasitic inductance influence on MOSFET switching characteristics," in *Proc. Int. Power Electron. Conf. (IPEC ASIA)*, Sapporo, Japan, Jun. 2010, pp. 164–169.
- [9] Y. Xiong, S. Sun, H. Jia, P. Shen, and Z. J. Shen, "New physical insights on power MOSFET switching losses," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 525–531, Feb. 2009.
- [10] A. Lemmon, M. Marzouk, J. Gaffney, and C. Parker, "Instability in half-bridge circuits switched with wide band-gap transistors," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2380–2392, May 2014.
- [11] Z. Zhang, F. Wang, L. M. Tolbert, and B. J. Blalock, "Active gate driver for cross-talk suppression of SiC devices in a phase-leg configuration," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1986–1997, Apr. 2014.
- [12] A. Lewicki, "Dead-time effect compensation based on additional phase current measurements," *IEEE Trans. Ind. Electron.*, vol. 62, no. 7, pp. 4078–4085, Jul. 2015.
- [13] Z. Zhang, H. Lu, D. J. Costinett, F. Wang, L. M. Tolbert, and B. J. Blalock, "Model-based dead time optimization for voltage-source converters utilizing silicon carbide semiconductors," *IEEE Trans. Power Electron.*, vol. 32, no. 11, pp. 8833–8844, Nov. 2017.
- [14] T. Liu, R. Ning, T. Y. Wong, and Z. J. Shen, "Modeling and analysis of SiC MOSFET switching oscillations," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 747–756, Sep. 2016.
- [15] Z. Fang, D. Jiang, and Y. Zhang, "Study of the characteristics and suppression of EMI of inverter with SiC and Si devices," *Chin. J. Electr. Eng.*, vol. 4, no. 3, pp. 37–46, Sep. 2018.

#### Direct screenshot of images




图 4.10 本文提出的主动栅极驱动的实物图

表 4.3 本文提出的主动栅极驱动与一款商业化的常规驱动产品 (Cree® 公司的 CRD-001) 的成本与尺寸比较

比较对象	成本	体积 (长 × 宽 × 高)
商业化的常规驱动产品	\$50.0 (100%)	37.6 × 33.5 × 19.6mm <sup>3</sup> (100%)
本文提出的主动栅极驱动	\$33.9 (67.8%)	45.7 × 39.1 × 22.9mm <sup>3</sup> (166%)

#### 4.4 实验验证与对比

为了验证本文提出的主动驱动控制方法在开关特性优化与自适应多脉冲优化方面的有效性,对提出的方法进行双脉冲测试 (double-pulse test, DPT) 与多脉冲测试 (multi-pulse test, MPT)。双脉冲实验平台的主要元件包括: 直流母线电容、两电平 SiC MOSFET 与 SBD 桥臂和用作感性负载的功率电感。在多脉冲实验中,采用功率电阻与功率电感作为阻感性负载。实验中的被测器件为 Cree® 公司的 SiC MOSFET C2M0080120D (1200V/36A) 和 SiC SBD C4D10120D (1200V/38A)。在下面的对比研究中,除特别说明外,常规驱动控制所采用的栅极外电阻 (即图 4.6 中的  $R_{g(ext)}$ ) 为 10 $\Omega$ ,主动驱动控制所采用的为 5 $\Omega$ ,SiC MOSFET 的栅极内电阻 (即图 4.6 中的  $R_{g(int)}$ ) 为 5 $\Omega$ 。

#### Direct screenshot of images




图 4.11 本文提出的主动驱动控制 (实线波形) 与常规驱动控制 (虚线波形) 下器件的开关过程波形比较

也包含无源辅助电路的损耗  $E_{loss(PAC)}$ ,如第 4.2.1 小节中的式 (4-9) 所述,  $E_{loss(PAC)}$  即为含有剩余电流  $I_{tail}$  的辅助电感  $L_a$  中储存的能量,  $I_{tail}$  定义为在关断过程中当  $v_{C_a}$  下降至 0 时  $L_a$  中的电流。图 4.13 展示了不同负载电流下提出的辅助电路在开关过程中的瞬态波形,如图 4.13 所示,负载电流为 15A、20A 和 25A 时的剩余电流分别为 0.5A、2.1A 和 6.9A,相应的辅助电路损耗分别为 0.03 $\mu$ J、0.49 $\mu$ J 和 5.24 $\mu$ J,可以看到,辅助电路的损耗与器件的开关损耗相比可以忽略不计。

#### 2. 提出的主动栅极驱动在抑制瞬态尖峰方面的效果







如第 4.3 节所述,本文提出的主动栅极驱动通过在开通过程中从栅极中抽取多余的驱动电流抑制开通电流尖峰,通过在关断过程中向栅极中注入额外的驱动电流抑制关断电压尖峰。如图 4.14 所示,  $V_{CCS_{on}}$  和  $V_{CCS_{off}}$  在开关过程中被使能,通过降低开关过程中的  $d_i/d_r$  来抑制瞬态尖峰。在直流母线电压为 600V、负载电流为 25A 的情况下,通过采用主动栅极驱动,开通电流尖峰可由 37.8A 被降低至 35.6A,关断电压尖峰可由 826V 被降低至 759V。

#### 3. 与常规驱动控制方法的比较

图 4.15 展示的曲线为采用不同  $R_{g(ext)}$  时常规驱动控制下的器件开关特性与主动驱动控制下的器件开关特性对比图,测试条件为直流母线电压 600V、负载电流

# Tips

I don't know if you have learned it yet. Go check if your seniors have any unpublished results, and try my method. In this way, except for the introduction, most of the content and pictures (taking this article of mine as an example, there are 21 pictures, and you only need to make one picture yourself, which can be said to be the fastest way to produce scientific research. However, I need to remind everyone that in order to prevent being discovered by seniors, you can wait until your seniors graduate before publishing the relevant results. Take me as an example. My senior graduated in 2018, and I waited until 2020 to write this paper, and listed his non-existent email address to avoid letting him know). In addition, you can also submit a manuscript to multiple publications like me (Chinese-English translation) to increase the number of results, which can greatly increase the number of papers again. Due to limited time, I will not list them one by one. I will just throw out an article to introduce you. You can take a look at my [Integral Control](#) English article and two Chinese articles [Article 1]([https://kns.cnki.net/kcms2/article/abstract?v=z-1yOu6a phO44ZkjhWw1vCbIPV511US9ACdrPaqg-BCx2n671KvNZH0HxnnCvPz4M7YnPV\\_jjOF2fn\\_uPjwH6E 0SnB657ICRG2r8UjEclzO1HHYsGd69Vw40xRLztpHkOaCSlvxSVHP7\\_l-aVdlPGhA1soDMQWXT&unipl atfo](https://kns.cnki.net/kcms2/article/abstract?v=z-1yOu6a phO44ZkjhWw1vCbIPV511US9ACdrPaqg-BCx2n671KvNZH0HxnnCvPz4M7YnPV_jjOF2fn_uPjwH6E 0SnB657ICRG2r8UjEclzO1HHYsGd69Vw40xRLztpHkOaCSlvxSVHP7_l-aVdlPGhA1soDMQWXT&unipl atfo)) In [article 2](#), I will use the figures from other people's articles in the article and list them below:

<p style="text-align: center;"><b>My English Journal Paper</b></p>  <p style="text-align: center;">(a) PWM Controller (b) On-off Controller</p> <p>Fig. 10. Two structures of MPE control methods: (a) PWM controller and (b) ON-OFF controller.</p>	<p style="text-align: center;"><b>Chapter 3 of other 's Phd thesis</b></p>  <p style="text-align: center;">图 2 电力电子闭环控制系统的两种基本结构</p> <p>Fig.2 Two basic structures of power electronic closed-loop control systems</p> <p style="text-align: center;"><b>From [Paper 1]</b> control systems</p>
 <p>Fig. 11. Classification of MPE control methods according to the two structures [51].</p>	 <p style="text-align: center;">图 3 主要的电力电子控制方法分类</p> <p style="text-align: center;">Fig.3 Categories of power electronic control methods</p> <p style="text-align: center;"><b>From [Paper 1]</b></p>
 <p>Fig. 12. Diagram of FCS-MPC [43].</p>	 <p style="text-align: center;">图 7 FCS-MPC 预测控制原理图</p> <p style="text-align: center;">Fig.7 Diagram of FCS-MPC</p> <p style="text-align: center;"><b>From [Paper 1]</b></p>






Fig. 13. Switching combination optimization in FCS-MPC [43].




图8 预测控制优化开关组合流程图  
Fig.8 Switching combination optimization in FCS-MPC

TABLE III  
COMPARISON OF PWM AND ON-OFF CONTROLLER

	PWM controller	On-off controller
The controlled process	Continuous (large-scale) -- discrete	Continuous (large-scale) -- discrete
Regulator	Continuous controller, such as PI	Regulator and modulator are integrated, such as hysteresis controller
Modulator	PWM controller, such as carrier-based PWM	
Dynamic response	Slower	Faster
Switching frequency	Typically fixed	Typically variable

From [Paper 1]

Table 1 Comparisons between large time-scale control methods

参数	PWM 控制	开关控制
控制过程	连续(大时间尺度)—离散	连续(大时间尺度)—离散
调节器	连续控制调节器, 如 PI	集成一体, 如滞环比较器
调制器	PWM 调制器, 如载波 PWM	
特点	具有大局观, 动态过程平稳	控制更简单, 响应速度更快




Fig. 14. Buck circuit with SM controller [55].




图9 滑膜控制 Buck 变换器电路图  
Fig.9 A buck circuit with SM controller




Fig. 15. State trajectory with (a) ideal and (b) practical SM controller [55].




图10 系统状态轨迹  
Fig.10 State trajectory with ideal and practical SM controller




Fig. 16. Diagram of an AGD (G: gate terminal and E: emitter terminal). (a) Adjustable gate resistance. (b) Adjustable drive voltage. (c) Adjustable drive current.




图2 主动栅极驱动电路示意图  
Fig.2 Diagram of an AGD

Onen-loop      Digital signal feedback (DSF)

开环型      栅极驱动




Fig. 17. Classification of AGC methods.




图3 常见栅极驱动主动控制方法分类

Fig.3 Classification of AGC methods

From [Paper 2]




Fig. 18. AGC methods with three different types of feedback: (a) DSE, (b) CSF, and (c) discrete-event feedback.

From [Paper 2]




图8 3种典型闭环型主动栅极驱动电路的电路结构

Fig.8 Circuit structures of three typical closed-loop AGDs

There are 29 figures in the text. **Figures 10 through 18 and related content were translated from two known Chinese articles, and the source of the other figures is unclear; even so, the proportion of Chinese-English translations is close to 33.3%.**

## Summary

In general, I have eight first-author SCI papers, of which five used tampered data in experimental results, and two were directly plagiarized and translated from other people's papers. Such fruitful results were easily achieved, which enabled me to obtain various international scholarships. Here I would like to paraphrase the words of the President of IET International Operations: We are very happy to see that Shi Bochen has won the IET International Scholarship, which reflects the large number of academic misconducts in China's engineering education and research technology, and a large number of young talents who rely on academic fraud have emerged. "I hope that the editors-in-chief of the journals and the IET, CIGRE, and IEEE associations will not cancel the honors I have received. I have clearly explained my real innovation in this article. Please also help me actively promote it.

## Online link

The relevant code can be accessed through <https://github.com/ShiArthur03>, and you are also welcome to interact with me in the [discussion area](#).

pdf download link: [link](#)

