| .. |
|
abc
|
|
|
|
admesh
|
|
|
|
adms
|
|
|
|
alliance
|
|
|
|
archimedes
|
New port: cad/archimedes: Semiconductor device simulation software
|
2020-12-10 05:25:32 +00:00 |
|
astk-client
|
|
|
|
astk-serveur
|
|
|
|
atlc
|
|
|
|
basicdsp
|
|
|
|
brlcad
|
|
|
|
calculix
|
|
|
|
calculix-ccx
|
|
|
|
caneda
|
|
|
|
cascade
|
|
|
|
cascade-compiler
|
|
|
|
chipvault
|
|
|
|
cura
|
the port uses USE_GITHUB=yes, yet the commit did not change GH_TAGNAME.
|
2020-12-28 01:25:13 +00:00 |
|
cura-engine
|
|
|
|
digital
|
|
|
|
dinotrace
|
|
|
|
ecpprog
|
|
|
|
electric
|
|
|
|
electric-ng
|
|
|
|
fasm
|
|
|
|
fdm_materials
|
|
|
|
feappv
|
|
|
|
fidocadj
|
|
|
|
freecad
|
try to make FreeCAD compile with Python 3.9
|
2020-12-13 22:24:13 +00:00 |
|
freehdl
|
|
|
|
fritzing
|
|
|
|
gdsreader
|
|
|
|
gdt
|
|
|
|
geda
|
|
|
|
gerbv
|
|
|
|
ghdl
|
|
|
|
gmsh
|
|
|
|
gnucap
|
|
|
|
gplcver
|
|
|
|
graywolf
|
|
|
|
gspiceui
|
|
|
|
gtkwave
|
|
|
|
horizon-eda
|
|
|
|
ifcopenshell
|
- Upgrade math/eigen3 to 3.3.8;
|
2020-12-12 17:04:37 +00:00 |
|
impact
|
|
|
|
irsim
|
|
|
|
iverilog
|
|
|
|
jspice3
|
For ports on riscv64 that fail the same (or similar ways) to aarch64, mark
|
2021-01-02 01:46:08 +00:00 |
|
k40-whisperer
|
|
|
|
kicad
|
update KiCad to 5.1.9
|
2020-12-28 14:57:42 +00:00 |
|
kicad-devel
|
Fix pkg-plist
|
2020-12-29 15:55:47 +00:00 |
|
kicad-doc
|
update KiCad to 5.1.9
|
2020-12-28 14:57:42 +00:00 |
|
kicad-library-footprints
|
update KiCad to 5.1.9
|
2020-12-28 14:57:42 +00:00 |
|
kicad-library-footprints-devel
|
Switch the *library* ports to gitlab.
|
2020-12-27 17:33:10 +00:00 |
|
kicad-library-packages3d
|
update KiCad to 5.1.9
|
2020-12-28 14:57:42 +00:00 |
|
kicad-library-packages3d-devel
|
Switch the *library* ports to gitlab.
|
2020-12-27 17:33:10 +00:00 |
|
kicad-library-symbols
|
update KiCad to 5.1.9
|
2020-12-28 14:57:42 +00:00 |
|
kicad-library-symbols-devel
|
Switch the *library* ports to gitlab.
|
2020-12-27 17:33:10 +00:00 |
|
kicad-library-templates
|
update KiCad to 5.1.9
|
2020-12-28 14:57:42 +00:00 |
|
kicad-library-templates-devel
|
Switch the *library* ports to gitlab.
|
2020-12-27 17:33:10 +00:00 |
|
klayout
|
|
|
|
ktechlab
|
|
|
|
ldraw
|
|
|
|
leocad
|
|
|
|
lepton-eda
|
cad/lepton-eda: Update to 1.9.13
|
2020-12-23 06:32:39 +00:00 |
|
libopencad
|
|
|
|
librecad
|
|
|
|
libredwg
|
Update to version 0.11.1, which brings ``out_dxf'' bugfixes mostly.
|
2020-11-29 17:42:37 +00:00 |
|
librepcb
|
|
|
|
linux-eagle5
|
|
|
|
logisim
|
|
|
|
magic
|
|
|
|
meshdev
|
|
|
|
meshlab
|
|
|
|
NASTRAN-95
|
|
|
|
netgen
|
- Allow build for i386, because pkg-fallout@ reports build errors for amd64
|
2020-12-09 19:33:39 +00:00 |
|
netgen-lvs
|
cad/netgen-lvs: Update 1.5.159 -> 1.5.160
|
2020-12-20 01:47:35 +00:00 |
|
ngspice_rework
|
|
|
|
nvc
|
|
|
|
opencascade
|
Fix previous commit.
|
2020-11-30 22:02:55 +00:00 |
|
openctm
|
|
|
|
openfpgaloader
|
cad/openfpgaloader: fix build on GCC architectures
|
2020-12-29 13:56:29 +00:00 |
|
openroad
|
- Upgrade math/eigen3 to 3.3.8;
|
2020-12-12 17:04:37 +00:00 |
|
openscad
|
- Upgrade math/eigen3 to 3.3.8;
|
2020-12-12 17:04:37 +00:00 |
|
openscad-devel
|
- Upgrade math/eigen3 to 3.3.8;
|
2020-12-12 17:04:37 +00:00 |
|
openvsp
|
|
|
|
oregano
|
|
|
|
p5-GDS2
|
|
|
|
p5-Verilog-Perl
|
|
|
|
pcb
|
|
|
|
pdnmesh
|
|
|
|
PrusaSlicer
|
- Upgrade math/eigen3 to 3.3.8;
|
2020-12-12 17:04:37 +00:00 |
|
py-cadquery
|
|
|
|
py-cq-editor
|
Update PyQt5 to 5.15.2, sip to 5.5.0, py-qtbuilder to 1.6.0 and py-qt5-sip to 12.8.1
|
2020-12-15 17:56:00 +00:00 |
|
py-ezdxf
|
|
|
|
py-gdspy
|
Drop python 2.7 support from a few ports
|
2020-12-28 23:02:12 +00:00 |
|
py-lcapy
|
|
|
|
py-ocp
|
|
|
|
py-phidl
|
Drop python 2.7 support from a few ports
|
2020-12-28 23:02:12 +00:00 |
|
py-pyfda
|
Update PyQt5 to 5.15.2, sip to 5.5.0, py-qtbuilder to 1.6.0 and py-qt5-sip to 12.8.1
|
2020-12-15 17:56:00 +00:00 |
|
python-gdsii
|
Drop python 2.7 support from a few ports
|
2020-12-28 23:02:12 +00:00 |
|
qcad
|
|
|
|
qelectrotech
|
|
|
|
qflow
|
cad/qflow: Update 1.4.89 -> 1.4.90
|
2020-12-25 06:20:00 +00:00 |
|
qmls
|
|
|
|
qrouter
|
|
|
|
repsnapper
|
|
|
|
rubygem-gdsii
|
|
|
|
scotch
|
Modify cad/scotch to support int64.
|
2020-12-09 19:29:19 +00:00 |
|
solvespace
|
|
|
|
sp2sp
|
|
|
|
spice
|
Mark ports that are BROKEN due to sbrk on aarch64, also BROKEN on riscv64
|
2021-01-01 23:51:48 +00:00 |
|
stepcode
|
|
|
|
stm32flash
|
|
|
|
sumo
|
|
|
|
sweethome3d
|
|
|
|
tkgate
|
|
|
|
tochnog
|
|
|
|
transcalc
|
|
|
|
uranium
|
Update PyQt5 to 5.15.2, sip to 5.5.0, py-qtbuilder to 1.6.0 and py-qt5-sip to 12.8.1
|
2020-12-15 17:56:00 +00:00 |
|
varkon
|
|
|
|
verilator
|
cad/verilator: Update 4.104 -> 4.106
|
2020-12-06 20:23:03 +00:00 |
|
verilog-mode.el
|
|
|
|
veroroute
|
|
|
|
xcircuit
|
|
|
|
yosys
|
|
|
|
z88
|
|
|
|
zcad
|
Mark BROKEN
|
2020-12-25 09:34:57 +00:00 |
|
Makefile
|
New port: cad/archimedes: Semiconductor device simulation software
|
2020-12-10 05:25:32 +00:00 |
f2fbf5a1ed