mirror of
https://github.com/vim/vim.git
synced 2025-10-31 09:57:14 -04:00
245 lines
8.6 KiB
VimL
245 lines
8.6 KiB
VimL
" Vim syntax file
|
|
" Language: VHDL
|
|
" Maintainer: Daniel Kho <daniel.kho@tauhop.com>
|
|
" Previous Maintainer: Czo <Olivier.Sirol@lip6.fr>
|
|
" Credits: Stephan Hegel <stephan.hegel@snc.siemens.com.cn>
|
|
" Last Changed: 2015 Dec 4 by Daniel Kho
|
|
|
|
" VHSIC (Very High Speed Integrated Circuit) Hardware Description Language
|
|
|
|
" For version 5.x: Clear all syntax items
|
|
" For version 6.x: Quit when a syntax file was already loaded
|
|
if version < 600
|
|
syntax clear
|
|
elseif exists("b:current_syntax")
|
|
finish
|
|
endif
|
|
|
|
let s:cpo_save = &cpo
|
|
set cpo&vim
|
|
|
|
" case is not significant
|
|
syn case ignore
|
|
|
|
" VHDL keywords
|
|
syn keyword vhdlStatement access after alias all assert
|
|
syn keyword vhdlStatement architecture array attribute
|
|
syn keyword vhdlStatement assume assume_guarantee
|
|
syn keyword vhdlStatement begin block body buffer bus
|
|
syn keyword vhdlStatement case component configuration constant
|
|
syn keyword vhdlStatement context cover
|
|
syn keyword vhdlStatement default disconnect downto
|
|
syn keyword vhdlStatement elsif end entity exit
|
|
syn keyword vhdlStatement file for function
|
|
syn keyword vhdlStatement fairness force
|
|
syn keyword vhdlStatement generate generic group guarded
|
|
syn keyword vhdlStatement impure in inertial inout is
|
|
syn keyword vhdlStatement label library linkage literal loop
|
|
syn keyword vhdlStatement map
|
|
syn keyword vhdlStatement new next null
|
|
syn keyword vhdlStatement of on open others out
|
|
syn keyword vhdlStatement package port postponed procedure process pure
|
|
syn keyword vhdlStatement parameter property protected
|
|
syn keyword vhdlStatement range record register reject report return
|
|
syn keyword vhdlStatement release restrict restrict_guarantee
|
|
syn keyword vhdlStatement select severity signal shared
|
|
syn keyword vhdlStatement subtype
|
|
syn keyword vhdlStatement sequence strong
|
|
syn keyword vhdlStatement then to transport type
|
|
syn keyword vhdlStatement unaffected units until use
|
|
syn keyword vhdlStatement variable
|
|
syn keyword vhdlStatement vmode vprop vunit
|
|
syn keyword vhdlStatement wait when while with
|
|
syn keyword vhdlStatement note warning error failure
|
|
|
|
" Linting of conditionals.
|
|
syn match vhdlStatement "\<\(if\|else\)\>"
|
|
syn match vhdlError "\<else\s\+if\>"
|
|
|
|
" Predefined VHDL types
|
|
syn keyword vhdlType bit bit_vector
|
|
syn keyword vhdlType character boolean integer real time
|
|
syn keyword vhdlType boolean_vector integer_vector real_vector time_vector
|
|
syn keyword vhdlType string severity_level
|
|
" Predefined standard ieee VHDL types
|
|
syn keyword vhdlType positive natural signed unsigned
|
|
syn keyword vhdlType unresolved_signed unresolved_unsigned u_signed u_unsigned
|
|
syn keyword vhdlType line text
|
|
syn keyword vhdlType std_logic std_logic_vector
|
|
syn keyword vhdlType std_ulogic std_ulogic_vector
|
|
|
|
" array attributes
|
|
syn match vhdlAttribute "\'high"
|
|
syn match vhdlAttribute "\'left"
|
|
syn match vhdlAttribute "\'length"
|
|
syn match vhdlAttribute "\'low"
|
|
syn match vhdlAttribute "\'range"
|
|
syn match vhdlAttribute "\'reverse_range"
|
|
syn match vhdlAttribute "\'right"
|
|
syn match vhdlAttribute "\'ascending"
|
|
" block attributes
|
|
syn match vhdlAttribute "\'simple_name"
|
|
syn match vhdlAttribute "\'instance_name"
|
|
syn match vhdlAttribute "\'path_name"
|
|
syn match vhdlAttribute "\'foreign" " VHPI
|
|
" signal attribute
|
|
syn match vhdlAttribute "\'active"
|
|
syn match vhdlAttribute "\'delayed"
|
|
syn match vhdlAttribute "\'event"
|
|
syn match vhdlAttribute "\'last_active"
|
|
syn match vhdlAttribute "\'last_event"
|
|
syn match vhdlAttribute "\'last_value"
|
|
syn match vhdlAttribute "\'quiet"
|
|
syn match vhdlAttribute "\'stable"
|
|
syn match vhdlAttribute "\'transaction"
|
|
syn match vhdlAttribute "\'driving"
|
|
syn match vhdlAttribute "\'driving_value"
|
|
" type attributes
|
|
syn match vhdlAttribute "\'base"
|
|
syn match vhdlAttribute "\'subtype"
|
|
syn match vhdlAttribute "\'element"
|
|
syn match vhdlAttribute "\'leftof"
|
|
syn match vhdlAttribute "\'pos"
|
|
syn match vhdlAttribute "\'pred"
|
|
syn match vhdlAttribute "\'rightof"
|
|
syn match vhdlAttribute "\'succ"
|
|
syn match vhdlAttribute "\'val"
|
|
syn match vhdlAttribute "\'image"
|
|
syn match vhdlAttribute "\'value"
|
|
|
|
syn keyword vhdlBoolean true false
|
|
|
|
" for this vector values case is significant
|
|
syn case match
|
|
" Values for standard VHDL types
|
|
syn match vhdlVector "\'[0L1HXWZU\-\?]\'"
|
|
syn case ignore
|
|
|
|
syn match vhdlVector "B\"[01_]\+\""
|
|
syn match vhdlVector "O\"[0-7_]\+\""
|
|
syn match vhdlVector "X\"[0-9a-f_]\+\""
|
|
syn match vhdlCharacter "'.'"
|
|
syn region vhdlString start=+"+ end=+"+
|
|
|
|
" floating numbers
|
|
syn match vhdlNumber "-\=\<\d\+\.\d\+\(E[+\-]\=\d\+\)\>"
|
|
syn match vhdlNumber "-\=\<\d\+\.\d\+\>"
|
|
syn match vhdlNumber "0*2#[01_]\+\.[01_]\+#\(E[+\-]\=\d\+\)\="
|
|
syn match vhdlNumber "0*16#[0-9a-f_]\+\.[0-9a-f_]\+#\(E[+\-]\=\d\+\)\="
|
|
" integer numbers
|
|
syn match vhdlNumber "-\=\<\d\+\(E[+\-]\=\d\+\)\>"
|
|
syn match vhdlNumber "-\=\<\d\+\>"
|
|
syn match vhdlNumber "0*2#[01_]\+#\(E[+\-]\=\d\+\)\="
|
|
syn match vhdlNumber "0*16#[0-9a-f_]\+#\(E[+\-]\=\d\+\)\="
|
|
|
|
" operators
|
|
syn keyword vhdlOperator and nand or nor xor xnor
|
|
syn keyword vhdlOperator rol ror sla sll sra srl
|
|
syn keyword vhdlOperator mod rem abs not
|
|
|
|
" Concatenation and math operators
|
|
syn match vhdlOperator "&\|+\|-\|\*\|\/"
|
|
|
|
" Equality and comparison operators
|
|
syn match vhdlOperator "=\|\/=\|>\|<\|>="
|
|
|
|
" Assignment operators
|
|
syn match vhdlOperator "<=\|:="
|
|
syn match vhdlOperator "=>"
|
|
|
|
" VHDL-2008 conversion, matching equality/non-equality operators
|
|
syn match vhdlOperator "??\|?=\|?\/=\|?<\|?<=\|?>\|?>="
|
|
|
|
" VHDL-2008 external names
|
|
syn match vhdlOperator "<<\|>>"
|
|
|
|
" Linting for illegal operators
|
|
" '='
|
|
syn match vhdlError "\(=\)[<=&+\-\*\/\\]\+"
|
|
syn match vhdlError "[=&+\-\*\\]\+\(=\)"
|
|
" '>', '<'
|
|
" Allow external names: '<< ... >>'
|
|
syn match vhdlError "\(>\)[<&+\-\/\\]\+"
|
|
syn match vhdlError "[&+\-\/\\]\+\(>\)"
|
|
syn match vhdlError "\(<\)[&+\-\/\\]\+"
|
|
syn match vhdlError "[>=&+\-\/\\]\+\(<\)"
|
|
" Covers most operators
|
|
" support negative sign after operators. E.g. q<=-b;
|
|
syn match vhdlError "\(&\|+\|\-\|\*\*\|\/=\|??\|?=\|?\/=\|?<=\|?>=\|>=\|<=\|:=\|=>\)[<>=&+\*\\?:]\+"
|
|
syn match vhdlError "[<>=&+\-\*\\:]\+\(&\|+\|\*\*\|\/=\|??\|?=\|?\/=\|?<\|?<=\|?>\|?>=\|>=\|<=\|:=\|=>\)"
|
|
syn match vhdlError "\(?<\|?>\)[<>&+\*\/\\?:]\+"
|
|
syn match vhdlError "\(<<\|>>\)[<>&+\*\/\\?:]\+"
|
|
|
|
"syn match vhdlError "[?]\+\(&\|+\|\-\|\*\*\|??\|?=\|?\/=\|?<\|?<=\|?>\|?>=\|:=\|=>\)"
|
|
" '/'
|
|
syn match vhdlError "\(\/\)[<>&+\-\*\/\\?:]\+"
|
|
syn match vhdlError "[<>=&+\-\*\/\\:]\+\(\/\)"
|
|
|
|
syn match vhdlSpecial "<>"
|
|
syn match vhdlSpecial "[().,;]"
|
|
|
|
|
|
" time
|
|
syn match vhdlTime "\<\d\+\s\+\(\([fpnum]s\)\|\(sec\)\|\(min\)\|\(hr\)\)\>"
|
|
syn match vhdlTime "\<\d\+\.\d\+\s\+\(\([fpnum]s\)\|\(sec\)\|\(min\)\|\(hr\)\)\>"
|
|
|
|
syn case match
|
|
syn keyword vhdlTodo contained TODO NOTE
|
|
syn keyword vhdlFixme contained FIXME
|
|
syn case ignore
|
|
|
|
syn region vhdlComment start="/\*" end="\*/" contains=vhdlTodo,vhdlFixme,@Spell
|
|
syn match vhdlComment "\(^\|\s\)--.*" contains=vhdlTodo,vhdlFixme,@Spell
|
|
|
|
" Industry-standard directives. These are not standard VHDL, but are commonly
|
|
" used in the industry.
|
|
syn match vhdlPreProc "/\*\s*synthesis\s\+translate_\(on\|off\)\s*\*/"
|
|
"syn match vhdlPreProc "/\*\s*simulation\s\+translate_\(on\|off\)\s*\*/"
|
|
syn match vhdlPreProc "/\*\s*pragma\s\+synthesis_\(on\|off\)\s*\*/"
|
|
syn match vhdlPreProc "/\*\s*synopsys\s\+translate_\(on\|off\)\s*\*/"
|
|
|
|
syn match vhdlPreProc "\(^\|\s\)--\s*synthesis\s\+translate_\(on\|off\)\s*"
|
|
"syn match vhdlPreProc "\(^\|\s\)--\s*simulation\s\+translate_\(on\|off\)\s*"
|
|
syn match vhdlPreProc "\(^\|\s\)--\s*pragma\s\+synthesis_\(on\|off\)\s*"
|
|
syn match vhdlPreProc "\(^\|\s\)--\s*synopsys\s\+translate_\(on\|off\)\s*"
|
|
|
|
"Modify the following as needed. The trade-off is performance versus functionality.
|
|
syn sync minlines=600
|
|
|
|
" Define the default highlighting.
|
|
" For version 5.7 and earlier: only when not done already
|
|
" For version 5.8 and later: only when an item doesn't have highlighting yet
|
|
if version >= 508 || !exists("did_vhdl_syntax_inits")
|
|
if version < 508
|
|
let did_vhdl_syntax_inits = 1
|
|
command -nargs=+ HiLink hi link <args>
|
|
else
|
|
command -nargs=+ HiLink hi def link <args>
|
|
endif
|
|
|
|
HiLink vhdlSpecial Special
|
|
HiLink vhdlStatement Statement
|
|
HiLink vhdlCharacter Character
|
|
HiLink vhdlString String
|
|
HiLink vhdlVector Number
|
|
HiLink vhdlBoolean Number
|
|
HiLink vhdlTodo Todo
|
|
HiLink vhdlFixme Fixme
|
|
HiLink vhdlComment Comment
|
|
HiLink vhdlNumber Number
|
|
HiLink vhdlTime Number
|
|
HiLink vhdlType Type
|
|
HiLink vhdlOperator Operator
|
|
HiLink vhdlError Error
|
|
HiLink vhdlAttribute Special
|
|
HiLink vhdlPreProc PreProc
|
|
|
|
delcommand HiLink
|
|
endif
|
|
|
|
let b:current_syntax = "vhdl"
|
|
|
|
let &cpo = s:cpo_save
|
|
unlet s:cpo_save
|
|
" vim: ts=8
|