H. Peter Anvin
a0396faf3b
Fix control/debug register patterns
...
The control and debug registers are always using the default operand
size. It is probably easiest to just encode it explicitly for now.
Control registers are particularly weird because of the AMD "lock as
REX.R" hack...
Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com >
2025-09-19 16:26:35 -07:00
..
2025-09-05 01:08:25 -07:00
2025-09-19 16:26:35 -07:00
2025-09-04 19:41:12 -07:00
2025-09-13 23:15:47 -07:00
2025-09-04 19:41:12 -07:00
2025-09-05 12:53:20 -07:00
2024-07-27 18:19:35 -07:00
2025-09-04 19:41:12 -07:00
2017-02-28 18:13:43 -08:00
2024-08-20 12:59:07 -07:00
2025-09-15 23:01:59 -07:00
2024-08-20 12:59:07 -07:00
2025-09-04 19:41:12 -07:00
2025-09-19 14:22:29 -07:00
2025-08-25 21:09:15 -07:00
2024-08-22 22:07:31 -07:00
2025-09-16 13:25:39 -07:00
2025-09-13 23:15:47 -07:00
2024-08-07 17:13:44 -07:00
2025-09-14 03:25:26 -07:00
2025-09-14 04:07:19 -07:00
2024-04-04 12:58:32 -07:00
2025-09-15 23:01:59 -07:00
2025-08-15 16:51:39 -07:00
2022-01-09 17:34:35 +01:00
2020-07-13 14:14:28 -07:00
2023-10-16 16:54:11 -07:00
2018-06-14 16:42:03 -07:00
2020-07-05 02:16:13 -07:00
2020-08-25 15:46:44 -07:00
2025-09-03 01:05:41 -07:00
2024-08-20 12:59:07 -07:00
2016-05-25 12:06:29 -07:00
2025-09-02 16:29:46 -07:00
2025-08-30 16:16:43 -07:00
2025-08-15 16:51:39 -07:00
2023-01-17 13:05:55 -08:00
2025-08-15 16:51:39 -07:00