mirror of
https://github.com/netwide-assembler/nasm.git
synced 2025-07-24 10:25:42 -04:00
253ff4f370
Tag pseudo-instructions explicitly and don't set any CPU level flag for those. Change insnsa.c to have (length, pointer) rather than using an ever increasing in size sentinel at the end of each table. This also means that empty tables (Dx, INCBIN) can be omitted entirely. Signed-off-by: H. Peter Anvin <hpa@zytor.com>
123 lines
2.8 KiB
C
123 lines
2.8 KiB
C
/* insns.h header file for insns.c
|
|
*
|
|
* The Netwide Assembler is copyright (C) 1996 Simon Tatham and
|
|
* Julian Hall. All rights reserved. The software is
|
|
* redistributable under the license given in the file "LICENSE"
|
|
* distributed in the NASM archive.
|
|
*/
|
|
|
|
#ifndef NASM_INSNS_H
|
|
#define NASM_INSNS_H
|
|
|
|
#include "nasm.h"
|
|
#include "tokens.h"
|
|
#include "iflag.h"
|
|
|
|
struct itemplate {
|
|
enum opcode opcode; /* the token, passed from "parser.c" */
|
|
int operands; /* number of operands */
|
|
opflags_t opd[MAX_OPERANDS]; /* bit flags for operand types */
|
|
decoflags_t deco[MAX_OPERANDS]; /* bit flags for operand decorators */
|
|
const uint8_t *code; /* the code it assembles to */
|
|
uint32_t iflag_idx; /* some flags referenced by index */
|
|
};
|
|
|
|
/* Use this helper to test instruction template flags */
|
|
static inline bool itemp_has(const struct itemplate *itemp, unsigned int bit)
|
|
{
|
|
return iflag_test(&insns_flags[itemp->iflag_idx], bit);
|
|
}
|
|
|
|
/* Disassembler table structure */
|
|
|
|
/* Instruction tables for the assembler */
|
|
struct itemplate_list {
|
|
unsigned int ntemp;
|
|
const struct itemplate *temp;
|
|
};
|
|
extern const struct itemplate_list nasm_instructions[];
|
|
|
|
/* Instruction tables for the disassembler */
|
|
extern const struct itemplate * const * const * const
|
|
ndisasm_itable[NASM_VEX_CLASSES][NASM_MAX_MAPS];
|
|
|
|
/* Common table for the byte codes */
|
|
extern const uint8_t nasm_bytecodes[];
|
|
|
|
/*
|
|
* Pseudo-op tests
|
|
*/
|
|
/* DB-type instruction (DB, DW, ...) */
|
|
static inline bool const_func opcode_is_db(enum opcode opcode)
|
|
{
|
|
return opcode >= I_DB && opcode < I_RESB;
|
|
}
|
|
|
|
/* RESB-type instruction (RESB, RESW, ...) */
|
|
static inline bool const_func opcode_is_resb(enum opcode opcode)
|
|
{
|
|
return opcode >= I_RESB && opcode < I_INCBIN;
|
|
}
|
|
|
|
/* Width of Dx and RESx instructions */
|
|
|
|
/*
|
|
* initialized data bytes length from opcode
|
|
*/
|
|
static inline int const_func db_bytes(enum opcode opcode)
|
|
{
|
|
switch (opcode) {
|
|
case I_DB:
|
|
return 1;
|
|
case I_DW:
|
|
return 2;
|
|
case I_DD:
|
|
return 4;
|
|
case I_DQ:
|
|
return 8;
|
|
case I_DT:
|
|
return 10;
|
|
case I_DO:
|
|
return 16;
|
|
case I_DY:
|
|
return 32;
|
|
case I_DZ:
|
|
return 64;
|
|
case I_none:
|
|
return -1;
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Uninitialized data bytes length from opcode
|
|
*/
|
|
static inline int const_func resb_bytes(enum opcode opcode)
|
|
{
|
|
switch (opcode) {
|
|
case I_RESB:
|
|
return 1;
|
|
case I_RESW:
|
|
return 2;
|
|
case I_RESD:
|
|
return 4;
|
|
case I_RESQ:
|
|
return 8;
|
|
case I_REST:
|
|
return 10;
|
|
case I_RESO:
|
|
return 16;
|
|
case I_RESY:
|
|
return 32;
|
|
case I_RESZ:
|
|
return 64;
|
|
case I_none:
|
|
return -1;
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
#endif /* NASM_INSNS_H */
|