aniani/nasm
0
0
Fork 1
mirror of https://github.com/netwide-assembler/nasm.git synced 2025-11-08 23:27:15 -05:00
Code Activity

travis: unbreak the ret.asm test

Browse Source 
The ret.asm test was broken because the assembly expected -DERROR=1
whereas the run script provided -DERROR, masking all the actual
errors...

Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
This commit is contained in:
H. Peter Anvin
2025-10-15 22:25:39 -07:00
parent 1a907c27a5
commit bf16907c9d
4 changed files with 17 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
travis/test/ret-16.stderr
View File

@@ -1 +1,6 @@
./travis/test/ret.asm:18: error: expression syntax error
./travis/test/ret.asm:16: error: instruction not supported in 16-bit mode
./travis/test/ret.asm:17: error: instruction not supported in 16-bit mode
./travis/test/ret.asm:18: error: instruction not supported in 16-bit mode
./travis/test/ret.asm:56: error: instruction not supported in 16-bit mode
./travis/test/ret.asm:57: error: instruction not supported in 16-bit mode
./travis/test/ret.asm:58: error: instruction not supported in 16-bit mode

7
travis/test/ret-32.stderr
View File

@@ -1 +1,6 @@
./travis/test/ret.asm:37: error: expression syntax error
./travis/test/ret.asm:35: error: instruction not supported in 32-bit mode
./travis/test/ret.asm:36: error: instruction not supported in 32-bit mode
./travis/test/ret.asm:37: error: instruction not supported in 32-bit mode
./travis/test/ret.asm:56: error: instruction not supported in 32-bit mode
./travis/test/ret.asm:57: error: instruction not supported in 32-bit mode
./travis/test/ret.asm:58: error: instruction not supported in 32-bit mode

3
travis/test/ret-64.stderr
View File

@@ -1 +1,2 @@
./travis/test/ret.asm:53: error: expression syntax error
./travis/test/ret.asm:51: error: instruction not supported in 64-bit mode
./travis/test/ret.asm:52: error: instruction not supported in 64-bit mode

9
travis/test/ret.asm
View File

@@ -1,7 +1,4 @@
;; All the flavors of RET
%ifndef ERROR
%define ERROR 0
%endif
%ifdef TEST_BITS_16
bits 16
@@ -15,7 +12,7 @@
retd
retnd
retfd
%if ERROR
%ifdef ERROR
retq
retnq
retfq
@@ -34,7 +31,7 @@
retd
retnd
retfd
%if ERROR
%ifdef ERROR
retq
retnq
retfq
@@ -50,7 +47,7 @@
retw
retnw
retfw
%if ERROR
%ifdef ERROR
retd
retnd
%endif