aniani/nasm
0
0
Fork 1
mirror of https://github.com/netwide-assembler/nasm.git synced 2025-10-10 00:25:06 -04:00
Code Activity

Corrected uD# documentation

Browse Source
This commit is contained in:
Debbie Wiles
2002-05-17 00:14:58 +00:00
parent 395fc34155
commit 7ad24f6581
1 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
doc/nasmdoc.src
View File

@@ -12541,14 +12541,14 @@ purposes.
\c{UD0} is specifically documented by AMD as being reserved for this \c{UD0} is specifically documented by AMD as being reserved for this
purpose. purpose.
\c{UD1} is specifically documented by Intel as being reserved for this \c{UD1} is documented by Intel as being available for this purpose.
purpose.
\c{UD2} is mentioned by Intel as being available, but is not mentioned \c{UD2} is specifically documented by Intel as being reserved for this
as reserved. purpose. Intel document this as the preferred method of generating an
invalid opcode exception.
All these opcodes can be used to generate invalid opcode exceptions on All these opcodes can be used to generate invalid opcode exceptions on
all processors that are available at the current time. all currently available processors.
\S{insUMOV} \i\c{UMOV}: User Move Data \S{insUMOV} \i\c{UMOV}: User Move Data