aniani/nasm
0
0
Fork 1
mirror of https://github.com/netwide-assembler/nasm.git synced 2025-07-24 10:25:42 -04:00
Code

AVX-512: Fix comments

Browse Source 
Fixed or purged some old comments and added a comment for a previous patch.

Signed-off-by: Jin Kyu Song <jin.kyu.song@intel.com>
Signed-off-by: Cyrill Gorcunov <gorcunov@gmail.com>
This commit is contained in:
Jin Kyu Song 2013-08-28 19:15:24 -07:00 committed by Cyrill Gorcunov
parent e3a06b9d0a
commit 6d16d2836d
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
nasm.h
View File

@ -689,12 +689,13 @@ typedef struct insn { /* an instruction itself */
uint8_t evex_p[3]; /* EVEX.P0: [RXB,R',00,mm], P1: [W,vvvv,1,pp] */ uint8_t evex_p[3]; /* EVEX.P0: [RXB,R',00,mm], P1: [W,vvvv,1,pp] */
/* EVEX.P2: [z,L'L,b,V',aaa] */ /* EVEX.P2: [z,L'L,b,V',aaa] */
enum ttypes evex_tuple; /* Tuple type for compressed Disp8*N */ enum ttypes evex_tuple; /* Tuple type for compressed Disp8*N */
int evex_rm; /* static rounding mode for AVX3 (EVEX) */ int evex_rm; /* static rounding mode for AVX512 (EVEX) */
int8_t evex_brerop; /* BR/ER/SAE operand position */ int8_t evex_brerop; /* BR/ER/SAE operand position */
} insn; } insn;
enum geninfo { GI_SWITCH }; enum geninfo { GI_SWITCH };
/* Instruction flags type: IF_* flags are defined in insns.h */
typedef uint64_t iflags_t; typedef uint64_t iflags_t;
/* /*

2
regs.dat
View File

@ -123,7 +123,7 @@ xmm1-31 XMMREG xmmreg 1
ymm0 YMM0 ymmreg 0 ymm0 YMM0 ymmreg 0
ymm1-31 YMMREG ymmreg 1 ymm1-31 YMMREG ymmreg 1
# AVX3 registers # AVX512 registers
zmm0 ZMM0 zmmreg 0 zmm0 ZMM0 zmmreg 0
zmm1-31 ZMMREG zmmreg 1 zmm1-31 ZMMREG zmmreg 1

1
test/gas2nasm.py
View File

@ -89,7 +89,6 @@ def write_rawbytes(data, options):
if __name__ == "__main__": if __name__ == "__main__":
options = setup() options = setup()
recs = read(options) recs = read(options)
print "AVX3.1 instructions"
write_rawbytes(recs, options) write_rawbytes(recs, options)