aniani/nasm
0
0
Fork 1
mirror of https://github.com/netwide-assembler/nasm.git synced 2025-09-22 10:43:39 -04:00
Code Activity

Get rid of magic open-coded "register numbers"

Browse Source 
Get rid of magic open-coded register numbers.  We now keep track of
a total of three different kinds of register numbers: the register
enumeration (regs.h), the x86 register value, and the register flags.
That has all the information we need.

Additionally, do massive revamping of the EA generation code and the
REX generation logic.
This commit is contained in:
H. Peter Anvin
2007-05-30 03:25:21 +00:00
parent 1cf9c9d3ab
commit 3df97a7270
5 changed files with 310 additions and 348 deletions
Download Patch File Download Diff File Expand all files Collapse all files

22
nasm.h
View File

@@ -374,7 +374,7 @@ enum {
* The basic concept here is that
* (class & ~operand) == 0
*
* if and only if "operand" is of type "class".
* if and only if "operand" belongs to class type "class".
*
* The bits are assigned as follows:
*
@@ -478,8 +478,8 @@ enum {
#define EIPREG 0x00801004L /* EIP */
#define FPUREG 0x01001000L /* floating point stack registers */
#define FPU0 0x01011000L /* FPU stack register zero */
#define MMXREG 0x02001008L /* MMX registers */
#define XMMREG 0x04001001L /* XMM Katmai reg */
#define MMXREG 0x02009008L /* MMX registers */
#define XMMREG 0x04009001L /* XMM Katmai reg */
#define REG_CDT 0x00101004L /* CRn, DRn and TRn */
#define REG_CREG 0x00111004L /* CRn */
#define REG_DREG 0x00121004L /* DRn */
@@ -490,8 +490,8 @@ enum {
#define REG_FSGS 0x00441002L /* FS, GS */
#define REG_SEG67 0x00481002L /* Unimplemented segment registers */
#define REG_RIP 0x00809008L /* RIP relative addressing */
#define REG_EIP 0x00809004L /* EIP relative addressing */
#define REG_RIP 0x00801008L /* RIP relative addressing */
#define REG_EIP 0x00801004L /* EIP relative addressing */
/* Special GPRs */
#define REG_SMASK 0x000f0000L /* a mask for the following */
@@ -527,6 +527,18 @@ enum { /* condition code names */
C_NS, C_NZ, C_O, C_P, C_PE, C_PO, C_S, C_Z
};
/*
* REX flags
*/
#define REX_H 0x80 /* High register present, REX forbidden */
#define REX_P 0x40 /* REX prefix present/required */
#define REX_L 0x20 /* Use LOCK prefix instead of REX.R */
#define REX_W 0x08 /* 64-bit operand size */
#define REX_R 0x04 /* ModRM reg extension */
#define REX_X 0x02 /* SIB index extension */
#define REX_B 0x01 /* ModRM r/m extension */
#define REX_REAL 0x4f /* Actual REX prefix bits */
/*
* Note that because segment registers may be used as instruction
* prefixes, we must ensure the enumerations for prefixes and