aniani/nasm
0
0
Fork 1
mirror of https://github.com/netwide-assembler/nasm.git synced 2025-10-10 00:25:06 -04:00
Code Activity

Macros for SSSE3/SSE4 instruction sets

Browse Source 
Add instruction set flags for the SSSE3, SSE4.1 and SSE4.2 instruction
subsets.
This commit is contained in:
H. Peter Anvin
2007-09-12 20:37:32 -07:00
parent 0da6b580eb
commit 2e7dd975eb
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
insns.h
View File

@@ -86,6 +86,9 @@ extern const struct itemplate * const * const itable[];
#define IF_SSE3 0x00040000UL /* it's a SSE3 (PNI) instruction */ #define IF_SSE3 0x00040000UL /* it's a SSE3 (PNI) instruction */
#define IF_VMX 0x00080000UL /* it's a VMX instruction */ #define IF_VMX 0x00080000UL /* it's a VMX instruction */
#define IF_LONG 0x00100000UL /* long mode instruction */ #define IF_LONG 0x00100000UL /* long mode instruction */
#define IF_SSSE3 0x00200000UL /* it's an SSSE3 instruction */
#define IF_SSE41 0x00400000UL /* it's an SSE4.1 instruction */
#define IF_SSE42 0x00800000UL /* it's an SSE4.2 instruction */
#define IF_PMASK 0xFF000000UL /* the mask for processor types */ #define IF_PMASK 0xFF000000UL /* the mask for processor types */
#define IF_PLEVEL 0x0F000000UL /* the mask for processor instr. level */ #define IF_PLEVEL 0x0F000000UL /* the mask for processor instr. level */
/* also the highest possible processor */ /* also the highest possible processor */